Enable job alerts via email!
Boost your interview chances
Create a job specific, tailored resume for higher success rate.
Kforce Inc is seeking a Mid-Level or Senior FPGA Hardware Design Engineer for a leading engineering technology firm in Seattle. The successful candidate will lead design and verification of FPGA and embedded systems while collaborating closely with cross-functional teams to ensure high performance and quality. This role offers a lucrative salary package along with benefits such as 401K matching and stock options.
1 day ago Be among the first 25 applicants
This range is provided by Kforce Inc. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
$150,000.00/yr - $180,000.00/yr
Responsibilities
Kforce's client, a rapidly growing engineering technology company is looking for a Mid-Level or Senior FPGA Hardware Design Engineer. This role offers a competitive compensation package, including base salary, quarterly bonuses, 401K matching, stock/RSUs, and more. We are working directly with the hiring manager on this search assignment. Overview: As a Senior FPGA Hardware Design Engineer, you will define system-level requirements, develop embedded hardware architecture, and deliver FPGA and embedded compute implementations. You will be responsible for design, analysis, implementation, and verification of FPGA and embedded processing for electro-mechanical systems, thriving in a fast-paced, hardware-driven environment. You will manage all aspects of FPGA and board-level embedded processor hardware development to deliver product features, system performance, and quality required. This includes independently creating and implementing FPGA architecture using Verilog HDL, conducting simulations, developing testbenches, and performing timing analysis. You will integrate FPGA design with embedded processors and other functional blocks in the system, including designing custom communication interfaces and protocols. Your responsibilities also include performing digital design, capturing schematics, and implementing printed circuit board layouts. You will develop hardware test plans, execute verification testing, and debug designs for board bring-up, troubleshooting, and performance tuning. Maintaining design documentation and test reports is crucial, as is participating in system hardware architecture and design reviews.
Requirements
Referrals increase your chances of interviewing at Kforce Inc by 2x
Get notified about new Field-Programmable Gate Arrays Engineer jobs in Seattle, WA.
Bellevue, WA $150,000.00-$170,000.00 5 days ago
Redmond, WA $114,000.00-$166,000.00 5 hours ago
Redmond, WA $129,800.00-$212,800.00 2 weeks ago
Redmond, WA $142,000.00-$203,000.00 5 hours ago
Redmond, WA $142,000.00-$203,000.00 2 weeks ago
Redmond, WA $142,000.00-$203,000.00 2 weeks ago
Redmond, WA $114,000.00-$133,000.00 2 weeks ago
Seattle, WA $139,000.00-$200,000.00 6 days ago
Seattle, WA $117,727.50-$179,802.00 6 days ago
Seattle, WA $185,000.00-$192,500.00 5 days ago
Redmond, WA $173,000.00-$249,000.00 1 week ago
Redmond, WA $114,000.00-$166,000.00 5 hours ago
Redmond, WA $114,000.00-$166,000.00 3 weeks ago
Seattle, WA $117,727.50-$179,802.00 16 hours ago
Redmond, WA $129,800.00-$212,800.00 1 week ago
Seattle, WA $116,323.00-$177,656.84 1 week ago
Redmond, WA $143,300.00-$247,600.00 2 weeks ago
Seattle, WA $86,900.00-$168,688.00 5 months ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.