Senior Director, ATE Test Development

NVIDIA Corporation

Santa Clara (CA)

Hybrid

USD 320,000 - 483,000

Full time

12 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity
Benefits

Job summary

NVIDIA Corporation is seeking a Senior Director to define and scale the ATE test development strategy for complex silicon products, from new product introduction through high-volume manufacturing. You will lead a global team responsible for production test architecture, hardware and program development, silicon correlation, quality screening, yield enablement, and test automation.

The role requires deep semiconductor test expertise, robust leadership, and the ability to drive execution across

Qualifications

  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.
  • 18+ years of relevant semiconductor experience, including 8+ years of management experience.
  • Deep expertise in ATE development for high-volume silicon, SoC, ASIC, or GPU-class products.
  • Proven track record leading NPIs, silicon bring-up, production ramp, yield improvement, and quality execution.
  • Strong executive communication skills with the ability to influence senior collaborators and drive alignment across technical and business teams.

Responsibilities

  • Set the vision, roadmap, and operating model guiding ATE creation throughout new product introductions and sustaining production.
  • Lead and develop a distributed team of managers and senior engineers across test hardware, program development, characterization, correlation, productization, and data-driven optimization.
  • Drive production test readiness for complex devices, including test coverage, guardband strategy, yield learning, defect screening, and cost reduction.
  • Establish scalable methodologies, standards, release criteria, and quality gates for ATE development and deployment.
  • Partner with architecture, circuit build, test integration, product engineering, system test, reliability, manufacturing, and suppliers to ensure design-to-test alignment.

Skills

ATE development
Semiconductor testing
Leadership
NPI
Test hardware design
Data analytics
Executive communication

Education

BS/MS/PhD in Electrical or Computer Engineering or related field

Tools

Test platforms

Job description

## Senior Director, ATE Test DevelopmentApply: US, CA, Santa Clara: Full time: Posted Today: JR2026278NVIDIA is seeking a senior engineering leader to define and scale our ATE development strategy for complex silicon products from new product introduction through high-volume manufacturing. This role leads a global organization responsible for production test architecture, hardware and program development, silicon correlation, quality screening, yield enablement, cost-of-test optimization, and test automation. The ideal candidate brings deep semiconductor test expertise, strong interpersonal leadership, and can drive execution across developing, product engineering, manufacturing, reliability, and supplier ecosystems. **What you will be doing:*** Set the vision, roadmap, and operating model guiding ATE creation throughout new product introductions and sustaining production.* Lead and develop a distributed team composed of managers and senior engineers covering test hardware, program development, characterization, correlation, productization, and data-driven test optimization.* Drive production test readiness for complex devices, including test coverage, guardband strategy, yield learning, defect screening, quality containment, and test cost reduction.* Establish scalable methodologies, standards, release criteria, and quality gates for ATE development and deployment.* Partner closely with architecture, circuit build, test integration, product engineering, system test, reliability, silicon operations, manufacturing, and collaborators outside the company to ensure strong design-to-test alignment.* Lead the strategy for ATE platform selection, vendor engagement, capacity readiness, and capital planning needed to support product ramps.* Use data and analytics to improve silicon correlation, test limits, binning strategies, excursion response, and long-term product quality.* Build a high-performance leadership culture through strong hiring, interpersonal development, succession planning, and multi-functional influence. **What we need to see:*** BS, MS, or PhD in Electrical Engineering, Computer Engineering, or a related field, or equivalent experience.* 18+ years of relevant semiconductor experience, including 8 + years of management experience. Leading managers and distributed engineering organizations.* Deep expertise in ATE development for high-volume silicon, SoC, ASIC, or GPU-class products.* Shown success leading organizations through NPI, silicon bring-up, characterization, production ramp, yield improvement, and quality execution.* Strong understanding of ATE platforms, test hardware design, test program development, instrumentation, silicon correlation, statistical analysis, and production test methodologies.* Consistent track record to partner across design, DFT, product engineering, failure analysis, reliability, manufacturing, and supplier or OSAT ecosystems.* Experience owning roadmaps, budgets, staffing plans, and operational priorities for large-scale engineering organizations.* Strong executive communication skills with the ability to influence senior collaborators and drive alignment across technical and business teams. **Ways to stand out from the crowd:*** Experience with GPU, AI, networking, or other high-performance compute products.* Track record of reducing test cost while improving outgoing quality and production scalability.* Strong background in test automation, data infrastructure, and improvement guided by data insights.* Experience building and scaling global test-development organizations across multiple sites and external partners.* Familiarity with system-level test, product binning, performance and power optimization, or silicon operations workflows. With competitive salaries and a generous benefits package, NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. This role presents an opportunity to have a wide impact at NVIDIA by improving the factory planning function. Are you creative, hard-working, dedicated, and determined? Do you love a challenge? If so, we want to hear from you!Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 320,000 USD - 483,000 USD.You will also be eligible for equity and benefits.Applications for this job will be accepted at least until October 11, 2026.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Director, ATE Test Development
Senior Director, ATE Test Development

NVIDIA Corporation (old) • Santa Clara (CA)

On-site
USD 320,000 - 483,000
Equity
Benefits package
Director, System Level Testing - Product Development Engineering
Director, System Level Testing - Product Development Engineering

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 272,000 - 426,000
Equity
Benefits
Director, System Level Testing - Product Development Engineering
Director, System Level Testing - Product Development Engineering

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 272,000 - 426,000
Equity
Benefits
Test and Failure Analysis Technician
Test and Failure Analysis Technician

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 60,000 - 101,000
Product Development Engineer -- Post-Si Characterization
Product Development Engineer -- Post-Si Characterization

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 259,000
Equity
Benefits
Senior System Level Testability Engineer
Senior System Level Testability Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybrid
USD 168,000 - 311,000
Equity
Director, Production Test Operations Engineering
Director, Production Test Operations Engineering

NVIDIA • Santa Clara (CA)

On-site
USD 232,000 - 357,000
Senior System Level Testability Engineer
Senior System Level Testability Engineer

NVIDIA Corporation (old) • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Product Development Engineer - Post-Si Characterization
Product Development Engineer - Post-Si Characterization

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 259,000
Director, System Level Testing - Product Development Engineering
Director, System Level Testing - Product Development Engineering

NVIDIA • Santa Clara (CA)

On-site
USD 272,000 - 426,000