Senior DFT Engineer

NVIDIA AI

Santa Clara (CA)

On-site

USD 168,000 - 311,000

Full time

14 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

NVIDIA is seeking an experienced Design-for-Test Engineer in Santa Clara, CA to own DFT architectures, develop test access mechanisms, and deploy DFX strategies across products. You will collaborate with system and chip teams to optimize test quality and support silicon bring-up and debugging on industry-leading processors.

The role requires strong scripting skills (Perl/Python/Tcl), extensive DFT knowledge, and the ability to mentor junior engineers while navigating cross-functional design

Qualifications

  • BSEE (or equivalent experience) with 8+ years, MSEE with 5+ years of experience or PhD with 3+yrs in DFT or related domains
  • Demonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulation
  • Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools
  • Good exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
  • Experience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development
  • Strong programming and scripting skills in Perl, Python or Tcl desired
  • Extraordinary written and oral communication skills with the curiosity to work on rare challenges

Responsibilities

  • Own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression
  • Help develop and deploy DFT methodologies for our next generation products
  • Define, prototype and deploy next generation DFX architectures and methodologies across all products
  • Craft key DFX architecture and methodologies to meet system level safety diagnostic test quality and in-field test quality
  • Collaborate with multi-functional teams like system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development, and Operations
  • Deliver efficient workflows and tools to productize features on leading processors for deep learning, gaming, HPC and supercomputing
  • Mentor junior engineers on test designs and trade-offs including cost and quality

Skills

Perl
Python
Tcl
DFT

Education

BSEE (or equivalent)
MSEE
PhD

Tools

ATPG tools

Job description

Job Requisition ID JR2022681 Job Category Engineering Time Type Full time NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work , to amplify human imagination and intelligence. Make the choice to join us today.

Design-for-Test Engineering at NVIDIA works on groundbreaking innovations involving crafting creative solutions for DFT architecture, verification and post-silicon validation on some of the industry's most complex semiconductor chips.

What You’ll Be Doing
  • As a member in our team, you will own and work with cross functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression. In addition, you will help develop and deploy DFT methodologies for our next generation products.
  • You will have the chance to define, prototype and deploy next generation DFX architectures and methodologies across all our products. This includes high speed test access architectures, the in-system-test architecture, ISO26262 functional safety diagnostic for in-field testing and beyond, silicon debug & bring-up, productization, and silicon life-cycle management among others
  • As a member on our DFX Architecture team, your responsibility will be to craft key DFX architecture and methodologies to meet system level safety diagnostic test quality, in-field test quality, advanced defect screening and diagnosis to enable SLM for automotive, industrial, and robotics safety platforms etc.
  • Collaborate with multi-functional teams like system architecture, chip architecture, ASIC design, verification, CAD, VLSI, SW development, and Operations teams to productize new methodologies
  • Help the team with delivering efficient workflows and tools to help productize these features on industry's leading processors for deep learning, gaming, HPC and supercomputing
  • You will also help mentor junior engineers on test designs and trade-offs including cost and quality.
What We Need To See
  • BSEE (or equivalent experience) with 8+ years, MSEE with 5+ years of experience or PhD with 3+yrs in DFT or related domains
  • Demonstrated knowledge and expertise in defining scan test plans, BIST including memories and IOs, fault modeling, ATPG and fault simulation
  • Excellent analytical skills in verification and validation of test patterns and logic on complex and multi-million gate designs using vendor tools
  • Good exposure to cross functional areas including RTL & clocks design, STA, place-n-route and power, to ensure we are making the right trade-offs
  • Experience in Silicon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development
  • Strong programming and scripting skills in Perl, Python or Tcl desired
  • Extraordinary written and oral communication skills with the curiosity to work on rare challenges

Our technology has no boundaries! NVIDIA is building the world’s most groundbreaking and state of the art compute platforms for the world to use. It’s because of our work that scientists, researchers and engineers can advance their ideas. At its core, our visual computing technology not only enables an outstanding computing experience, but it is also energy efficient! We pioneered a supercharged form of computing loved by the most demanding computer users in the world - scientists, designers, artists, and gamers.

NVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until September 8, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Engineer
Senior DFT Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 136,000 - 218,500
Comprehensive benefits package
Equity options
Competitive salaries
Senior DFT Engineer - Next-Gen Test & Validation
Senior DFT Engineer - Next-Gen Test & Validation

NVIDIA • Santa Clara (CA)

On-site
Senior DFT Engineer
Senior DFT Engineer

Nvidia Corporation • Santa Clara (CA)

On-site
USD 196,000 - 310,500
Equity
Comprehensive benefits
Senior DFT - Silicon Validation Engineer
Senior DFT - Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits package
DFT Methodology Engineer
DFT Methodology Engineer

NVIDIA Corporation • Santa Clara (CA), Northern (KY)

Hybrid
USD 168,000 - 265,000
Senior DFT Power Methodology Engineer
Senior DFT Power Methodology Engineer

NVIDIA AI • California (MO)

On-site
USD 168,000 - 311,000
Equity
Senior Technical Program Manager – DFX Engineering
Senior Technical Program Manager – DFX Engineering

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 322,000
System Level Product Development Engineer
System Level Product Development Engineer

NVIDIA AI • Santa Clara (CA)

On-site
USD 136,000 - 259,000
Equity
Benefits
Senior Technical Program Manager – DFX Engineering
Senior Technical Program Manager – DFX Engineering

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 322,000
Equity
Benefits
Senior ASIC Design Engineer - DFX
Senior ASIC Design Engineer - DFX

Nvidia Corporation • Santa Clara (CA)

On-site
USD 168,000 - 310,500
Equity
Benefits