Senior Circuit Design Engineer - Noise

NVIDIA Corporation

Santa Clara (CA)

Hybrid

USD 168,000 - 265,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Equity
Hybrid work model

Job summary

NVIDIA is seeking a motivated Senior Circuit Design Engineer to join our team in Santa Clara. You will work on deep submicron processor designs, collaborating with global teams to improve netlist timing and noise performance across silicon.

The role requires a BSEE or equivalent with 8+ years, experience with analog/mixed-signal, SPICE simulations, and timing analysis. We offer equity and a hybrid work arrangement, with a base salary range and opportunities across product lines.

Qualifications

  • BSEE (or equivalent); MS preferred; 8+ years of circuit design experience.
  • Strong understanding of deep submicron process issues and digital circuit design.
  • Experience with analog/mixed-signal blocks (op-amp, ADC, etc.).
  • Hands-on Spice simulations, EM/IR analysis, and static timing analysis.
  • Experience with noise analysis and loop stability analysis.

Responsibilities

  • Participate in cutting edge Processor design in deep submicron technologies.
  • Design digital, semi-custom and mixed-signal analog circuits for silicon correlation and noise mitigation.
  • Collaborate with cross-functional teams to improve performance and reliability of NVIDIA’s next generation products.
  • Drive the design and physical implementation of digital and/or mixed-signal IPs for voltage and noise sensing.
  • Create prototypes of patentable ideas on test chips and drive deployment across product lines.
  • Be a mentor/technical lead for junior team members.

Skills

Deep submicron process
Digital circuit design
Mixed-signal design
Spice simulations
Timing analysis
Mentoring/leadership

Education

BSEE or equivalent
MS in Electrical/Computer Engineering

Tools

Spice simulations
EM/IR analysis
Static timing analysis (STA)

Job description

We are now looking for a motivated Senior Circuit Design Engineer to join our dynamic and growing team. If you are looking for a challenging and exciting role in improving the netlist and timing quality of our designs and if you are a self-starter and highly motivated individual who loves to collaborate and find solutions to hard technical problems, join us today!

For over two decades, NVIDIA has been at the forefront of transforming how the world computes—from pioneering the GPU in 1999 to powering today’s AI revolution. We’re a company that thrives on collective innovation, where diverse perspectives drive breakthrough solutions in Graphics, Data Center, and Artificial Intelligence. As both a learning machine and organization, we believe the best ideas emerge when brilliant minds from all backgrounds collaborate to solve the world’s most complex challenges. Join us in building technology that amplifies human potential and creates opportunities for everyone to thrive in the digital future.

What you’ll be doing:
  • Participate in cutting edge Processor design in deep submicron technologies.

  • Work as part of a global circuits team to design innovative circuits (digital, semi-custom and mixed-signal analog) for silicon correlation and noise mitigation.

  • Collaborate and work closely with cross-functional teams to improve the performance, and reliability of NVIDIA’s next generation products by performing detailed transistor-level analysis on the design.

  • Drive the design and physical implementation of digital and/or mixed-signal analog circuit IPs for voltage and noise sensing using custom and automated tools.

  • Create prototypes of patentable ideas on test chips and drive them to be deployed across the entire line of products.

  • Be a mentor/technical lead for junior team members.

What we need to see:
  • BSEE (or equivalent experience);MS preferred in Electrical or Computer Engineering with 8+ years of experience

  • Good understanding of deep submicron process issues and digital circuit design techniques

  • Familiarity/experience with analog and mixed-signal block design such as op-amp, comparator, ADC etc.

  • Hands on experience running Spice simulations, EM/IR analysis, and static timing analysis/closure

  • Experience with spice simulation for noise analysis, loop stability analysis, ac/dc/transient analysis, monte-carlo, etc

Ways to stand out from the crowd:
  • Hands on experience in design and analysis of digital and mixed-signal voltage sensors is a plus

  • Exposure to flash ADC design is a plus

  • Experience with RTL, logic synthesis and verification, knowledge of Place and Route, and understanding of Design-for-test (DFT) is a plus.

  • Proficiency in scripting language, such as, Perl, Tcl, Make and automation methods/algorithms is a plus.

  • Prior leadership experience is a plus.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 28, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Circuit Design Engineer - Noise
Senior Circuit Design Engineer - Noise

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA • United States

On-site
USD 168,000 - 311,000
Equity compensation
Benefits
Senior Analog and Mixed Signal Engineer
Senior Analog and Mixed Signal Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA Corporation (old) • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA • California

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Circuit Designer
Senior Circuit Designer

NVIDIA • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Mixed Signal Circuit Design Engineer
Senior Mixed Signal Circuit Design Engineer

NVIDIA • Santa Clara (CA)

On-site
USD 196,000 - 311,000
Equity
Benefits
Senior Circuit Design Engineer - Power
Senior Circuit Design Engineer - Power

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 264,500
Equity
Comprehensive benefits
Senior Mixed Signal Circuit Design Engineer
Senior Mixed Signal Circuit Design Engineer

NVIDIA Corporation • Santa Clara (CA)

On-site
USD 168,000 - 311,000