Senior ASIC Timing Engineer, DFT

2100 NVIDIA USA

Santa Clara (CA)

Sur place

USD 136 000 - 219 000

Plein temps

Il y a 4 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

NVIDIA Corporation in Santa Clara, CA seeks a motivated DFT-Timing Engineer to drive timing analysis for DFT logic across GPUs and SoCs. You will work with PD, DFX, Clocks and other teams to develop timing constraints, drive convergence and implement ECOs.

The role requires a BS or MS in Electrical or Computer Engineering with 5+ years experience (or 2+ with MS) and hands-on STA experience, plus expertise in timing path analysis and ECO fixes.

Qualifications

  • BS in Electrical or Computer Engineering with 5+ years experience or MS with 2+ years.
  • Hands-on STA and full-chip timing convergence experience.
  • Expertise in timing path analysis and ECO fixes.
  • Knowledge of industry standard timing convergence tools.

Responsabilités

  • Drive timing analysis and closure for DFT logic on all Nvidia chips.
  • Collaborate with PD, DFX, Clocks to define timing constraints and ECOs.
  • Improve workflows with automation and standardization.

Connaissances

Static Timing Analysis
Timing convergence
ECO debugging
DFT timing closure
Cross-team collaboration

Formation

BS in Electrical or Computer Engineering
MS in Electrical or Computer Engineering

Outils

Timing convergence tools
STA tools

Description du poste

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It's a unique legacy of innovation that's fueled by great technology—and amazing people. Today, we're tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent. As an NVIDIAN, you'll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life's work, to amplify human inventiveness and intelligence. Our team has some of the most forward-thinking and hardworking people in the world. We are now looking for a motivated DFT-Timing Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today!

What you'll be doing:
  • Drive timing analysis and closure for DFT logic on all Nvidia chips (GPUs/CPUs/DPUs/LPUs/SoCs) at all hierarchical levels (block/cluster/full-chip).
  • Work with PD, DFX, Clocks and other teams to come up with timing closure strategy, develop timing constraints for custom DFT designs, drive timing and power convergence, and implement ECOs.
  • Continuously improve workflows and designs by introducing more automation, resilience, and standardization.
What we need to see:
  • BS (or equivalent experience) in Electrical or Computer Engineering with 5+ years experience or MS (or equivalent experience) with 2+ years experience.
  • Hands-on experience in Static Timing Analysis (STA) and driving timing convergence at full-chip/sub-chip level in advanced technology nodes.
  • Expertise in analysis and fixing of timing paths through ECOs.
  • Expertise in developing timing constraints.
  • In-depth knowledge of industry standard timing convergence tools.
Ways to stand out from the crowd:
  • Understanding of DFT logic and experience with DFT timing closure for various modes e.g., scan, iJTAG, etc.
  • Background in domain specific STA and timing convergence, such as Serdes, Processor, IO, SMVA, etc.
  • Experience in methodology and/or workflow development.

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are: 136,000 USD - 218,500 USD for Level 3; and 168,000 USD - 264,500 USD for Level 4.

Applications for this job will be accepted at least until November 6, 2026. This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Senior ASIC Timing Engineer, DFT
Senior ASIC Timing Engineer, DFT

NVIDIA Corporation • Santa Clara (CA)

Sur place
USD 136 000 - 265 000
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA Corporation • Austin (TX)

Sur place
USD 136 000 - 265 000
Equity
Benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Durham (NC)

Sur place
USD 136 000 - 265 000
Equity
Benefits
Senior ASIC Timing Engineer
Senior ASIC Timing Engineer

NVIDIA • Santa Clara (CA)

Sur place
USD 136 000 - 265 000
Equity and benefits
Stock option plan
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA Corporation • Westford (MA)

Sur place
USD 168 000 - 311 000
Senior Physical Design and Timing Engineer
Senior Physical Design and Timing Engineer

NVIDIA • Westford (MA)

Sur place
USD 168 000 - 311 000
Equity compensation
Benefits
Senior Circuit Timing Engineer
Senior Circuit Timing Engineer

NVIDIA Corporation • Santa Clara (CA)

Sur place
USD 168 000 - 311 000
Senior DFT Power Methodology Engineer
Senior DFT Power Methodology Engineer

NVIDIA Corporation • Santa Clara (CA)

Hybride
USD 168 000 - 265 000
Equity
Benefits package
Senior ASIC Design Engineer - DFT
Senior ASIC Design Engineer - DFT

NVIDIA Corporation • Santa Clara (CA)

Hybride
USD 168 000 - 311 000
Senior DFT Engineer
Senior DFT Engineer

NVIDIA • Austin (TX)

Sur place
USD 168 000 - 311 000
Equity
Benefits