Senior ASIC Silicon Validation Engineer (NetSec)

Palo Alto Networks, Inc.

Santa Clara (CA)

Presencial

USD 156 000 - 253 000

Tempo integral

Há 3 dias
Torna-te num dos primeiros candidatos

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Resumo da oferta

Palo Alto Networks, Inc. is seeking a Silicon Validation Engineer for the ASIC team. You will define validation methodologies, develop infrastructure, write tests, execute plans, and debug to ensure ASICs meet stringent requirements for performance and reliability.

You will validate networking ASIC functionality for packet processing, switching, routing, cryptography, and high-speed interfaces, building robust Python and C automation solutions.

Qualificações

  • BS or MS in EE, CE, or CS or equivalent experience.
  • 5+ years of relevant silicon validation experience.
  • Proven success in taking ASICs to mass production.
  • Proficiency with lab equipment, logic analyzers, and oscilloscopes.
  • Background in validating high-speed interfaces: Ethernet, PCIe, DDR, HBM.
  • Expertise in Python and C.
  • Experience integrating AI tools into design, scripting, or validation workflows.
  • Familiarity with SystemVerilog and ASIC verification tools (e.g. VCS, Verdi).
  • Experience with networking and cybersecurity is preferred.
  • Demonstrated ownership, planning, and cross-functional collaboration.

Responsabilidades

  • Create silicon validation plans with ASIC, system hardware, and software engineers.
  • Develop validation methodologies and infrastructure using lab equipment and platforms.
  • Execute all aspects of silicon validation test plans.
  • Debug cross-functional issues to validate ASIC correctness.
  • Build programs in Python and C to automate testing, regression, and debugging.

Conhecimentos

Python
C
AI tools integration
Networking knowledge
Leadership
Communication

Formação académica

BS or MS in EE, CE, or CS

Ferramentas

Logic analyzers
Oscilloscopes
SystemVerilog
VCS
Verdi

Descrição da oferta de emprego

Our Mission

At Palo Alto Networks®, we’re united by a shared mission—to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real‑world problems with cutting‑edge technology and bold thinking. Here, everyone has a voice, and every idea counts. If you’re ready to do the most meaningful work of your career alongside people who are just as passionate as you are, you’re in the right place.

Who We Are

In order to be the cybersecurity partner of choice, we must trailblaze the path and shape the future of our industry. This is something our employees work at each day and is defined by our values: Disruption, Collaboration, Execution, Integrity, and Inclusion. We weave AI into the fabric of everything we do and use it to augment the impact every individual can have. If you are passionate about solving real‑world problems and ideating beside the best and the brightest, we invite you to join us!

We believe collaboration thrives in person. That’s why most of our teams work from the office full time, with flexibility when it’s needed. This model supports real‑time problem‑solving, stronger relationships, and the kind of precision that drives great outcomes.

Job Summary
Your Career

As a Silicon Validation Engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industry‑leading requirements for features, performance, and reliability. You will define silicon validation methodologies, develop infrastructure, write test plans, execute tests, and debug. You will validate networking ASIC functionality for packet processing, switching, routing, cryptography, and high‑speed interfaces.

Your Impact
  • Create comprehensive silicon validation plans in collaboration with ASIC, system hardware, and software engineers.
  • Develop silicon validation methodologies and infrastructure using lab equipment, third‑party applications, and proprietary software‑driven platforms.
  • Execute every aspect of silicon validation test plans.
  • Debug cross‑functional issues with ASIC, system hardware, and software engineers to validate the correctness of the ASICs.
  • Build powerful programs in Python and C to automate testing, regression, and debugging.
Qualifications
Your Experience
  • BS or MS in EE, CE, or CS or equivalent experience.
  • 5+ years of relevant silicon validation experience.
  • Proven success in taking ASICs to mass production.
  • Proficiency with lab equipment, logic analyzers, and oscilloscopes.
  • Background in validating one or more of the following high‑speed interfaces: Ethernet, PCIE, DDR, HBM.
  • Expertise in Python and C.
  • Demonstrated proficiency or active experience integrating modern AI tools (e.g., LLM coding assistants, automated test generators, or ML‑enhanced EDA features) into design, scripting, or validation workflows.
  • Familiarity with SystemVerilog and ASIC verification tools (e.g. VCS, Verdi).
  • Experience with networking and cybersecurity is preferred.
  • Demonstrated ownership and independence in planning, analyzing, debugging, driving vendors, and reporting status.
  • Strong leadership, collaboration, and communication skills.
Compensation Disclosure

The compensation offered for this position will depend on qualifications, experience, and work location. For candidates who receive an offer at the posted level, the starting base salary (for non‑sales roles) or base salary + commission target (for sales/com‑missioned roles) is expected to be the annual range listed below. The offered compensation may also include restricted stock units and a bonus. A description of our employee benefits may be found here.

$156,400.00 - $253,000.00/yr

Our Commitment

We’re trailblazers that dream big, take risks, and challenge cybersecurity’s status quo. It’s simple: we can’t accomplish our mission without diverse teams innovating, together.

We are committed to providing reasonable accommodations for all qualified individuals with a disability. If you require assistance or accommodation due to a disability or special need, please contact us at accommodations@paloaltonetworks.com.

Palo Alto Networks is an equal opportunity employer. We celebrate diversity in our workplace, and all qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or other legally protected characteristics.

All your information will be kept confidential according to EEO guidelines.

Is role eligible for Immigration Sponsorship?: Yes

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Senior ASIC Silicon Validation Engineer (NetSec)
Senior ASIC Silicon Validation Engineer (NetSec)

Palo Alto Networks • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 106 000 - 172 000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks • California

Presencial
USD 156 000 - 253 000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Palo Alto Networks • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Sr FPGA Design Engineer (NetSec)
Sr FPGA Design Engineer (NetSec)

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 156 000 - 253 000
Sr FPGA Design Engineer (NetSec)
Sr FPGA Design Engineer (NetSec)

Jobs Paloaltonetworks • California

Presencial
USD 156 000 - 253 000
Sr FPGA Design Engineer (NetSec)
Sr FPGA Design Engineer (NetSec)

Palo Alto Networks • California

Presencial
USD 156 000 - 253 000
Senior Principal Engineer Test
Senior Principal Engineer Test

Palo Alto Networks, Inc. • Santa Clara (CA)

Presencial
USD 157 000 - 254 000
Senior Principal Engineer Test
Senior Principal Engineer Test

Palo Alto Networks • California

Presencial
USD 159 000 - 257 000