Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise

Chippewa Falls, Fort Collins, BLOOMINGTON (WI, CO, MN)

Híbrido

USD 140.000 - 321.000

Jornada completa

Hace 2 días
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Hybrid work model
Health benefits

Descripción de la vacante

Hewlett Packard Enterprise is seeking a Senior ASIC Design Verification Engineer to join the Slingshot program in Chippewa Falls, WI or other U.S. locations.

The role requires leading all pre-silicon verification phases and mentoring teammates in a geographically distributed environment. The position offers a hybrid work pattern with two in-office days on average, leveraging advanced SystemVerilog/UVM verification methods and AI-assisted tooling to accelerate coverage and bug closure.

Formación

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • 10+ years of experience in VLSI design, verification, or implementation.

Responsabilidades

  • Follow and help define the team's design verification methodology.
  • Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.
  • Plan and implement block and integration level scoreboards and checkers to verify functional behavior.
  • Write and analyze functional coverage, providing input to block level milestones.
  • Triage regression failures and identify logic bugs, while driving bug closure.
  • Apply scripting, automation, and AI-assisted and agentic tools to improve the speed and quality of the verification process.
  • Provide guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.
  • Participate in and provide input on the process for selection of future technical leaders.
  • Drive VLSI innovation and integration of new technologies into projects and activities in the design organization.

Conocimientos

SystemVerilog
UVM
OVM
Python
Perl
Tcl
EDA tools
FPGA tools
Distributed team
Communication

Educación

Bachelor's degree in Electrical Engineering
Master's degree

Herramientas

Linux development
Git

Descripción del empleo

## Senior ASIC Design Verification Engineer - SlingshotApply: Chippewa Falls, Wisconsin, United States of America: Ft. Collins, Colorado, United States of America: Bloomington, Minnesota, United States of America: Full time: Posted Yesterday: 1217462Senior ASIC Design Verification Engineer - SlingshotThis role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.**Who We Are:**Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.**Job Description:**In this role you will be responsible for all phases of pre-silicon design verification, including design verification methodology, test-plan development, testbench development, coverage closure, and sign-off reviews. **Responsibilities*** Follow and help define the team's design verification methodology.* Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.* Plan and implement block and integration level scoreboards and checkers to verify functional behavior.* Write and analyze functional coverage, providing input to block level milestones.* Triage regression failures and identify logic bugs, while driving bug closure.* Apply scripting, automation, and AI-assisted and agentic tools to improve the speed and quality of the verification process.* Provide guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.* Participate in and provide input on the process for selection of future technical leaders.* Drive VLSI innovation and integration of new technologies into projects and activities in the design organization. **Education and Experience Required*** Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.* 10+ years of experience in VLSI design, verification, or implementation. **Knowledge and Skills*** Expert level knowledge of SystemVerilog and of OVM or UVM methodologies.* Expert level knowledge of programming and scripting languages, hardware description languages, electronic design automation (EDA), and/or FPGA tools.* Expert level analytical and problem solving skills.* Ability to excel in a distributed team environment.* Executive level written and verbal communication skills; mastery in English. **Preferred Skills*** Experience verifying high-speed networking, switching, or NIC ASICs.* Experience with agentic AI coding tools and workflows applied to verification.* Experience with Python, Perl, Tcl, or another scripting language in Linux development environments.* Experience working as part of a geographically distributed team.**Accessibility** HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here. Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.**What We Can Offer You:****Health & Wellbeing**We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.**Personal & Professional Development**We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.**Unconditional Inclusion**We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.**Let's Stay Connected:**Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.### ### **Job:**Engineering**Job Level:**TCP\\_04 \"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level. – United States of America: Annual Salary USD 147,000 - 279,000 in Colorado // 140,000 - 321,000 in Minnesota & Wisconsin The listed salary range reflects base salary. Variable incentives may also be offered.\"Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.htmlThe estimated job application period closure is November 2 2026; this timeline is provided for transparency and internal planning purposes.
Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

Senior ASIC Design Verification Engineer - Slingshot
Senior ASIC Design Verification Engineer - Slingshot

Hewlett Packard Enterprise Development LP • BLOOMINGTON (MN)

Presencial
USD 135.000 - 311.000
Health & Wellbeing
Career development
Inclusive culture
Senior ASIC verification engineer
Senior ASIC verification engineer

Hewlett Packard Enterprise • Roseville (CA)

Presencial
USD 153.500 - 310.500
Health & Wellbeing Benefits
Personal & Professional Development Programs
Flexible Work Management
VLSI Design Verification Internship
VLSI Design Verification Internship

Hewlett Packard Enterprise Company • Chippewa Falls (WI)

Híbrido
USD 48.000 - 56.000
VLSI Design Verification Intern
VLSI Design Verification Intern

Hewlett Packard Enterprise • Fort Collins (CO)

Presencial
USD 48.000 - 56.000
Health & Wellbeing
Career Development
Inclusive culture
ASIC Design Engineer
ASIC Design Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Híbrido
USD 124.000 - 251.000
Hybrid work model
Health & wellbeing benefits
Career development
Design Verification Manager
Design Verification Manager

Hewlett Packard Enterprise • Sunnyvale (CA)

Presencial
USD 174.000 - 352.500
Health benefits
Career development
Inclusive culture
Senior Design Verification Engineer
Senior Design Verification Engineer

Hewlett Packard Enterprise • Sunnyvale (CA)

Híbrido
USD 154.000 - 311.000
VLSI Design Verification Masters Level Intern
VLSI Design Verification Masters Level Intern

Hewlett Packard Enterprise • Fort Collins (CO)

Presencial
USD 55.000 - 63.000
VLSI Design Verification Intern
VLSI Design Verification Intern

Hewlett Packard Enterprise Company • Fort Collins (CO)

Híbrido
USD 48.000 - 56.000
VLSI Design Verification Masters Level Intern
VLSI Design Verification Masters Level Intern

Hewlett Packard Enterprise Company • Fort Collins (CO)

Híbrido
USD 55.000 - 63.000
Hybrid work model