Semiconductor Packaging Architect, Heterogeneous Integration

Keysight Technologies

Santa Rosa (CA)

On-site

USD 126,930 - 211,550

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision
401(k) Plan
Flexible Time Off
Tuition Reimbursement
ESPP
Restricted Stock Units
Paid Holidays

Job summary

Keysight Technologies in Santa Rosa, CA seeks an experienced packaging architect focused on design enablement and advanced packaging for SiP modules. You will collaborate with upstream design teams to define packaging architectures, develop manufacturability guidelines, and drive heterogeneous integration across microwave and mmWave subsystems.

Ideal candidates have 3+ years in semiconductor manufacturing, strong analytical and communication skills, and a track record of cross‑functional

Qualifications

  • 3+ years of semiconductor manufacturing industry experience (internships/lab work/research considered)
  • Strong analytical and problem‑solving skills
  • Ability to collaborate across design, process, and manufacturing teams
  • Excellent communication skills for technical discussions and cross‑functional alignment

Responsibilities

  • Collaborate with design, process, and manufacturing teams to define packaging architectures.
  • Develop rules for manufacturability and reliability.
  • Evaluate new materials and advanced packaging concepts.
  • Conduct feasibility studies and risk assessments.
  • Support tech transfer and prototype builds; analyze performance data.
  • Lead projects in heterogeneous integration and advanced packaging for emerging markets.
  • Monitor KPI targets and report progress to management.

Skills

Analytical skills
Problem‑solving
Communication skills

Education

B.S., M.S., or Ph.D. in relevant engineering field

Job description

Keysight Technologies in Santa Rosa, CA seeks an experienced packaging architect focused on design enablement and advanced packaging for SiP modules. You will collaborate with upstream design teams to define packaging architectures, develop manufacturability guidelines, and drive heterogeneous integration across microwave and mmWave subsystems.

Ideal candidates have 3+ years in semiconductor manufacturing, strong analytical and communication skills, and a track record of cross‑functional

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SiP Process Engineer – Advanced Semiconductor Packaging
SiP Process Engineer – Advanced Semiconductor Packaging

Keysight Technologies • Santa Rosa (CA)

On-site
USD 139,000 - 232,000
Medical, dental and vision
401(k) Plan
Flexible Time Off
+1
Semiconductor Advanced Packaging Intern: Process Eng
Semiconductor Advanced Packaging Intern: Process Eng

Keysight Technologies SAles Spain SL. • Santa Rosa (CA)

On-site
USD 59,000 - 79,000
Process Engineer – Semiconductor Heterogeneous Integration
Process Engineer – Semiconductor Heterogeneous Integration

Keysight Technologies • Santa Rosa (CA)

On-site
USD 126,930 - 211,550
Medical, dental and vision
401(k) Plan
Flexible Time Off
+4
Hands-on Semiconductor Packaging Process Intern
Hands-on Semiconductor Packaging Process Intern

Anite • Santa Rosa (CA)

On-site
USD 59,000 - 77,000
Process Engineer - Semiconductor Heterogeneous Integration
Process Engineer - Semiconductor Heterogeneous Integration

Keysight Technologies • Santa Rosa (CA)

On-site
USD 126,930 - 211,550
Medical, dental and vision
401(k) Plan
Flexible Time Off
+3
Semiconductor Packaging Pathfinding Engineer
Semiconductor Packaging Pathfinding Engineer

Intel Corporation • Phoenix (AZ)

On-site
USD 142,000 - 269,000
Senior Silicon Packaging Architect – Advanced 3DIC
Senior Silicon Packaging Architect – Advanced 3DIC

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 190,000
Packaging Design Architect: Substrate & SiP Expert
Packaging Design Architect: Substrate & SiP Expert

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 221,000 - 312,000
Stock bonuses
Health benefits
Vacation
End-to-End Silicon Packaging Architect
End-to-End Silicon Packaging Architect

Intel Corporation • Chandler (AZ)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Retirement plan
+1
Semiconductor Field Application Engineer
Semiconductor Field Application Engineer

Kulicke & Soffa • Albuquerque (NM)

On-site
USD 85,000 - 120,000