RTL / Physical Design Engineer

Persimmons, Inc.

San Jose (CA)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive salary and benefits package
Flexible PTO
401k

Job summary

A cutting-edge technology firm based in California is seeking an experienced RTL to PD Engineer to ensure high-quality RTL drops to PD partners for next-gen AI silicon. You'll lead RTL-to-PD handoff processes, optimize PPA, and develop automated design flows using AI tools. The ideal candidate will have a strong background in SystemVerilog and 3+ years of RTL-to-PD implementation experience. Enjoy a competitive salary and benefits package, along with flexible PTO and 401k options.

Qualifications

  • 3+ years of hands-on RTL-to-PD implementation experience.
  • Demonstrated success taking designs from synthesis through tapeout on real silicon.
  • Experience developing and maintaining scripted, automated design flows.

Responsibilities

  • Responsible for high quality RTL drops to PD Partners.
  • Own RTL-to-PD handoff flows, ensuring designs meet targets.
  • Build and maintain automated design flows leveraging AI tools.

Skills

SystemVerilog/Verilog proficiency
Static timing analysis expertise
Scripted design flows development
RTL-to-PD implementation experience

Education

Bachelor's or Master's degree in Electrical Engineering

Tools

Cadence/Synopsys tools

Job description

Who we are:

Persimmons is building the infrastructure that will power the next decade of AI. Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, we're on a mission to enable smarter devices, more sustainable data centers, and entirely new applications the world hasn't imagined yet.

Why join us:

We're growing fast and looking for bold thinkers, builders, and curious problem-solvers who want to push the limits of AI hardware and software. If you're ready to join a world-class team and play a critical role in making a global impact - we want to talk to you.

What you’ll do:

As a Persimmons RTL to PD Engineer, you will be responsible for high quality RTL drops to our PD Partners of next-generation AI silicon. Your primary duties and responsibilities include:

  • Own RTL-to-PD handoff flows to PD Partners, including synthesis, timing constraints, upf and static checks. Ensuring designs meet quality, performance, power & area targets
  • Drive timing closure by authoring precise timing constraints from RTL understanding, running static timing analysis & resolving setup violations across complex multi-corner environments
  • Execute floorplanning and physical implementation using Cadence/Synopsys tools, making informed decisions on macro placement & tool options to optimize PPA
  • Build and maintain scripted, automated design flows that streamline synthesis, analysis, and sign-off processes—leveraging AI agents and modern automation tools to accelerate iteration and reduce manual overhead
  • Collaborate closely with RTL design, DFT, and verification teams to manage frontend-to-backend handoffs, enforce quality checks, and ensure seamless integration across the design hierarchy
  • Contribute to advanced post DV design activities including power analysis, CDC/RDC checks, UPF creation, formal verification, and DFT scan and MBIST integration as scope demands
Requirements

What You Bring To The Table:

  • Educational Foundation: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical discipline
  • Proven Experience: 3+ years of hands-on RTL-to-PD implementation experience, with demonstrated success taking designs from synthesis through tapeout on real silicon
  • Technical Mastery: Proficiency in SystemVerilog/Verilog and deep familiarity with Cadence and/or Synopsys synthesis and physical implementation toolchains, including all associated quality and sign-off checks
  • Specialized Expertise: Strong command of static timing analysis and the ability to write timing constraints from scratch based on RTL-level design understanding
  • Flow Innovation: Experience developing and maintaining scripted, automated design flows; exposure to AI-assisted automation tools is a strong plus
Benefits
  • Competitive salary and benefits package
  • Flexible PTO
  • 401k
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL / Physical Design Engineer
RTL / Physical Design Engineer

Persimmons • San Jose (CA)

On-site
USD 120,000 - 150,000
Competitive salary and benefits package
Flexible PTO
401k
RTL / Physical Design Engineer
RTL / Physical Design Engineer

Persimmons Inc. • San Jose (CA)

On-site
USD 100,000 - 140,000
Competitive salary and benefits package
Flexible PTO
401k
Physical Design Engineer
Physical Design Engineer

Tachyum • Las Vegas (NV)

On-site
USD 120,000 - 180,000
Competitive salary
Benefits package
Career development
+2
RTL-to-PD Design Engineer for AI Hardware — Flexible PTO
RTL-to-PD Design Engineer for AI Hardware — Flexible PTO

Persimmons Inc. • San Jose (CA)

On-site
USD 100,000 - 140,000
Competitive salary and benefits package
Flexible PTO
401k
RTL-to-PD Engineer for Next-Gen AI Silicon
RTL-to-PD Engineer for Next-Gen AI Silicon

Persimmons, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
RTL-to-PD Engineer for Next-Gen AI Hardware
RTL-to-PD Engineer for Next-Gen AI Hardware

Persimmons • San Jose (CA)

On-site
USD 120,000 - 150,000
Competitive salary and benefits package
Flexible PTO
401k
Physical Design Engineer (Sunnyvale, CA)
Physical Design Engineer (Sunnyvale, CA)

Tachyum • Sunnyvale (CA)

On-site
USD 150,000 - 300,000
Competitive salary
Equity and benefits
International environment
+3
Principal Physical Design Engineer
Principal Physical Design Engineer

Socket.dev • San Jose (CA)

On-site
USD 150,000 - 250,000
Principal Physical Design Engineer
Principal Physical Design Engineer

Celero Communications • San Jose (CA)

On-site
USD 150,000 - 250,000
Digital Design Engineer - ASIC
Digital Design Engineer - ASIC

Gyga Force • San Jose (CA)

On-site
USD 120,000 - 160,000
Equity
401(k) w/ 3% Match
Comprehensive medical, dental, vision, and life insurance
+3