RTL Designer

Velaura AI, Inc.

Santa Clara (CA)

On-site

USD 150,000 - 250,000

Full time

9 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Velaura AI, Inc. is seeking talented RTL engineers to help build the next-generation Physical AI SoC.

You will own substantial portions of the design and collaborate with architects, software, and verification teams to translate innovative concepts into production silicon. We welcome engineers at all experience levels who are passionate about building great hardware and solving challenging technical problems.

Qualifications

  • Experience designing RTL for complex digital systems.
  • Strong understanding of computer architecture and digital design.
  • Experience with Verilog/SystemVerilog and RTL design methodologies.
  • Familiarity with memory systems, interconnects, DMA engines, or accelerator architectures.
  • Experience with hardware/software co-design and system-level performance optimization.
  • Strong debugging and problem-solving skills.
  • Ability to work effectively in a collaborative, multidisciplinary engineering environment.

Responsibilities

  • Design, implement, and optimize RTL for key portions of the Velaura SoC.
  • Collaborate with architects to develop robust and efficient microarchitectures.
  • Participate in hardware/software co-design discussions spanning AI workloads, memory systems, runtime software, and system architecture.
  • Work with software teams to define hardware interfaces, execution flows, memory hierarchies, and performance-critical interactions.
  • Contribute to compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, power-management logic, and other core SoC infrastructure.
  • Optimize designs for performance, power, area, scalability, and reliability.
  • Partner closely with verification and physical design teams throughout the development cycle.
  • Analyze performance bottlenecks and propose architectural and implementation improvements.
  • Leverage modern engineering tools, including AI-assisted development workflows, to improve productivity, quality, and design exploration.
  • Participate in design reviews and contribute to a culture of technical excellence.

Skills

RTL design
Computer architecture
Verilog/SystemVerilog
Performance optimization
Debugging
Collaborative work

Tools

FPGA prototyping
Emulation
AI-assisted workflows
Performance modeling

Job description

Role Overview

We are looking for talented RTL Engineers to help build Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, and physical design teams to transform innovative architectural concepts into production silicon. You will own significant portions of the design, contribute to microarchitectural decisions, and help deliver high-performance, power-efficient hardware that enables the next generation of intelligent physical systems. We welcome engineers at all experience levels who are

We are looking for talented RTL Engineers to help build Velaura’s next-generation Physical AI SoC. In this role, you will work closely with architects, performance modelers, software engineers, verification engineers, and physical design teams to transform innovative architectural concepts into production silicon. You will own significant portions of the design, contribute to microarchitectural decisions, and help deliver high-performance, power-efficient hardware that enables the next generation of intelligent physical systems. We welcome engineers at all experience levels who are passionate about building great hardware and solving challenging technical problems.

Responsibilities
  • Design, implement, and optimize RTL for key portions of the Velaura SoC.
  • Collaborate with architects to develop robust and efficient microarchitectures.
  • Participate in hardware/software co-design discussions spanning AI workloads, memory systems, runtime software, and system architecture.
  • Work with software teams to define hardware interfaces, execution flows, memory hierarchies, and performance- critical interactions.
  • Contribute to compute engines, memory subsystems, interconnect fabrics, control processors, DMA engines, power-management logic, and other core SoC infrastructure.
  • Optimize designs for performance, power, area, scalability, and reliability.
  • Partner closely with verification and physical design teams throughout the development cycle.
  • Analyze performance bottlenecks and propose architectural and implementation improvements.
  • Leverage modern engineering tools, including AI-assisted development workflows, to improve productivity, quality, and design exploration.
  • Participate in design reviews and contribute to a culture of technical excellence.
Required Qualifications
  • Experience designing RTL for complex digital systems.
  • Strong understanding of computer architecture, microarchitecture, and digital design fundamentals.
  • Experience with Verilog/SystemVerilog and modern RTL design methodologies.
  • Familiarity with performance, power, and area tradeoffs.
  • Understanding of memory systems, interconnects, caches, DMA engines, or accelerator architectures.
  • Experience with hardware/software co-design and system-level performance optimization.
  • Strong debugging and problem-solving skills.
  • Ability to work effectively in a collaborative, multidisciplinary engineering environment.
Preferred Qualifications
  • Experience with AI, machine learning, or edge AI hardware.
  • Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.
  • Knowledge of low-power design techniques and power management architectures.
  • Exposure to performance modeling, emulation, FPGA prototyping, or silicon bring-up.
  • Experience using modern AI tools and workflows to accelerate engineering productivity.
  • Background in CPUs, GPUs, AI accelerators, networking and communications silicon, storage and data movement architectures, robotics and autonomous systems, automotive and advanced driver-assistance systems (ADAS).
  • aerospace and defense systems, real-time and safety-critical computing, or functional safety architectures and methodologies.

$150,000 - $250,000 a year

Compensation & Benefits

At Velaura, we believe exceptional talent deserves exceptional rewards. Compensation for this role includes a base salary and very competitive equity compensation, allowing team members to share in the company’s long-term success.

The base pay listed represents a good faith estimate that the Company reasonably expects to pay for this position at the time of hire. Actual compensation will depend on multiple factors, including the candidate's skills, qualifications, relevant experience, and geographic location.

In addition to base salary and equity compensation, Velaura offers a comprehensive benefits package that may include medical, dental, and vision coverage; paid time off; flexible work arrangements; professional development opportunities; and other benefits designed to support the well-being and growth of our team.

Velaura is committed to pay equity and transparency and regularly benchmarks compensation to ensure we remain competitive in the market.

Why Velaura?

Velaura is building next-generation compute technology for cloud, edge, and Physical AI. Our solutions will enable robots, autonomous systems, drones, and other intelligent machines to operate efficiently in the physical world.

This is an opportunity to help build foundational technology at a time when the industry is undergoing fundamental change. You will work alongside experienced leaders, architects, engineers, and operators who have delivered industry-defining products across mobile, cloud, semiconductor, and AI platforms. If you enjoy solving difficult problems, working across disciplines, and helping shape the future of Physical AI, we would love to hear from you.

Equal Employment Opportunity and Accommodations

Velaura is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status. We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans.

Velaura is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at: [email protected] . This contact information is for accommodation requests only. Evaluation of requests for reasonable accommodation will be determined on a case-by-case basis.

We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior RTL Engineer
Senior RTL Engineer

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 200,000 - 300,000
Senior RTL Engineer
Senior RTL Engineer

Velaura • Santa Clara (CA)

On-site
USD 200,000 - 500,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 200,000 - 300,000
Design Verification Engineer
Design Verification Engineer

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 150,000 - 250,000
RTL Lead – Physical AI Compute
RTL Lead – Physical AI Compute

Velaura AI, Inc. • Santa Clara (CA)

Hybrid
USD 200,000 - 300,000
Medical, dental, and vision coverage
Paid time off
Flexible work arrangements
+2
RTL Power Engineer
RTL Power Engineer

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 200,000 - 300,000
Sr Engineer CAD Pre-Silicon Front End
Sr Engineer CAD Pre-Silicon Front End

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 200,000 - 300,000
Design Verification Engineer
Design Verification Engineer

Velaura • Austin (TX)

On-site
USD 150,000 - 250,000
Equity compensation
Medical, dental, vision coverage
Paid time off
+2
RTL Engineer Memory Subsystem
RTL Engineer Memory Subsystem

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 150,000 - 250,000
Design Verification Engineer- CPU
Design Verification Engineer- CPU

Velaura AI, Inc. • Santa Clara (CA)

On-site
USD 200,000 - 300,000