RTL Design & Integration Engineer

Socket.dev; San Jose (CA); Hybrid; USD 120,000 - 180,000; Full time

Job summary

AMD is seeking an FPGA Product Development team member to drive RTL design and architecture for adaptive and embedded computing. You will apply Verilog/SystemVerilog, VLSI flow knowledge, and EDA tools to deliver optimized silicon and SW solutions.

You will collaborate across time zones with architects, hardware and software engineers, using AI-driven automation to accelerate IP integration and deliver robust verification and timely Silicon validation.

Qualifications

• RTL design in Verilog/SystemVerilog required.
• Understanding of VLSI design flow from RTL to physical design.
• Familiarity with physical implementation processes: floorplanning, synthesis, P&R, STA.
• Experience with EDA tools (Synopsys, Cadence, etc.).
• Knowledge of UVM verification and debugging.

Responsibilities

• Collaborate with architects, hardware engineers, and SW‑FW engineers to understand product requirements and features.
• Build early‑stage RTL designs based on product and architecture intent driving Silicon and Solution co‑development.
• Build and enhance AI‑driven infrastructure to accelerate IP integration and improve development timelines.
• Apply data‑driven methodologies to align engineering teams across next‑gen products and nodes.
• Support functional simulation and software quality checks, ensuring robust verification coverage.
• Partner with global teams to achieve seamless integration and delivery.

Skills

RTL design

VLSI design flow

EDA tools

UVM/OVM verification

FPGA architecture

Scripting

Education

Bachelor’s or Master’s in Computer Engineering or Electrical Engineering

Tools

Synopsys Design Compiler

Primetime

VCS

Cadence Virtuoso

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re redesigning next‑gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger—technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE

As a key member of AMD’s FPGA Product development team, you will have various responsibilities in the technical execution of Adaptive & Embedded Computing Group (AECG) device programs from conception & planning to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in supporting PPA, cost and schedule optimized Silicon implementation and first-time-right SW solution.

THE PERSON

You are passionate about HW architecture, Digital design, and building cutting‑edge silicon. As a strong problem solver and analytical thinker, you bring collaboration, communication, and adaptability to cross‑functional teams spanning multiple time zones.

KEY RESPONSIBILITIES

• Collaborate with architects, hardware engineers, and SW‑FW engineers to understand the product requirements and IP features.
• Build early‑stage RTL designs based on product and architecture intent driving Silicon and Solution co‑development.

• Build and enhance AI‑driven infrastructure to accelerate IP integration and improve development timelines.
• Apply data‑driven methodologies to align engineering teams across next‑generation products and technology nodes.
• Support functional simulation and software quality checks, ensuring robust verification coverage.
• Partner with global teams to achieve seamless integration and delivery.

PREFERRED EXPERIENCE

• Expertise in RTL design (Verilog/SystemVerilog), including digital/analog block implementation.
• Understanding of VLSI design flow, from RTL through Physical Design and GDSII.
• Familiarity with Physical Implementation processes: floorplanning, synthesis, P&R, STA.
• Experience with EDA tools (Synopsys Design Compiler, Primetime, VCS; Cadence Virtuoso).
• Knowledge of UVM/OVM verification, simulation environments, and debugging.
• Understanding of FPGA architecture and usage models is a plus.
• Proficiency in scripting (Perl, Tcl, Python, Shell) for design automation.
• Excellent communication skills and ability to thrive in a fast‑paced, global environment.

ACADEMIC QUALIFICATIONS

• Bachelor’s or Master’s in Computer Engineering or Electrical Engineering.

This role is not eligible for visa sponsorship.

#LI-BW2

#LI-HYBRID

Benefits offered are described: AMD benefits at a glance.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.