RTL Design & Integration Engineer

AMD

San Jose (CA)

On-site

USD 120,000 - 190,000

Full time

21 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD in San Jose, CA is seeking a talented FPGA/RTL engineer to join the Adaptive & Embedded Computing Group. You will translate product concepts into RTL designs, collaborate with architects, hardware and software teams, and drive silicon implementation from concept to productization using modern EDA tools.

You will apply data-driven verification, support schedule and cost goals, and contribute to cross-timezone coordination across global teams while advancing cutting-edge FPAG architectures and

Qualifications

  • Bachelor’s or Master’s in Computer Engineering or Electrical Engineering.
  • Experience with RTL design and FPGA development.
  • Familiarity with VLSI design flow and EDA tools.

Responsibilities

  • Collaborate with architects and cross-functional teams to define IP features and requirements.
  • Develop RTL designs and silicon/prototyping plans from conception to productization.
  • Refine AI-driven automation to accelerate IP integration and development timelines.
  • Support functional simulation and verification to ensure robust validation.

Skills

RTL design
Verilog/SystemVerilog
VLSI design flow
FPGA architecture
Scripting (Python/Perl/Tcl)
Cross-functional collaboration
Communication skills

Education

Bachelor's or Master’s in Electrical/Computer Engineering

Tools

Synopsys Design Compiler
Primetime
VCS
Cadence Virtuoso

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE

As a key member of AMD’s FPGA Product development team, you will have various responsibilities in the technical execution of Adaptive & Embedded Computing Group (AECG) device programs from conception & planning to productization. You will leverage modern RTL design methodologies, advanced EDA tools, and AI-driven automation in supporting PPA, cost and schedule optimized Silicon implementation and first-time-right SW solution.

THE PERSON

You are passionate about HW architecture, Digital design, and building cutting-edge silicon. As a strong problem solver and analytical thinker, you bring collaboration, communication, and adaptability to cross-functional teams spanning multiple time zones.

Key Responsibilities
  • Collaborate with architects, hardware engineers, and SW-FW engineers to understand the product requirements and IP features.
  • Build early-stage RTL designs based on product and architecture intent driving Silicon and Solution co-development.
  • Build and enhance AI-driven infrastructure to accelerate IP integration and improve development timelines.
  • Apply data-driven methodologies to align engineering teams across next-generation products and technology nodes.
  • Support functional simulation and software quality checks, ensuring robust verification coverage.
  • Partner with global teams to achieve seamless integration and delivery.
Preferred Experience
  • Expertise in RTL design (Verilog/SystemVerilog), including digital/analog block implementation.
  • Understanding of VLSI design flow, from RTL through Physical Design and GDSII.
  • Familiarity with Physical Implementation processes: floorplanning, synthesis, P&R, STA.
  • Experience with EDA tools (Synopsys Design Compiler, Primetime, VCS; Cadence Virtuoso).
  • Knowledge of UVM/OVM verification, simulation environments, and debugging.
  • Understanding of FPGA architecture and usage models is a plus.
  • Proficiency in scripting (Perl, Tcl, Python, Shell) for design automation.
  • Excellent communication skills and ability to thrive in a fast-paced, global environment.
Academic Qualifications
  • Bachelor’s or Master’s in Computer Engineering or Electrical Engineering.
This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL Design & Integration Engineer
RTL Design & Integration Engineer

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 130,000 - 170,000
RTL Design & Integration Engineer
RTL Design & Integration Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 180,000
RTL / Circuit IP Design Engineer
RTL / Circuit IP Design Engineer

AMD • San Jose (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
RTL Design Manager
RTL Design Manager

Advanced Micro Devices • San Jose (CA)

On-site
USD 190,000 - 270,000
RTL Tools & Methodology Engineer
RTL Tools & Methodology Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 95,000 - 120,000
Comprehensive benefits package
ASIC/SoC Design Engineer
ASIC/SoC Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 150,000
RTL / Circuit IP Design Engineer
RTL / Circuit IP Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 160,000
Interconnect Micro-architect/RTL Design Engineer
Interconnect Micro-architect/RTL Design Engineer

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 150,000
RTL Design Engineer
RTL Design Engineer

AMD • City of Rochester (NY)

On-site
USD 170,000 - 230,000
ASIC/SoC Design Engineer
ASIC/SoC Design Engineer

AMD • San Jose (CA)

On-site
USD 90,000 - 130,000
Comprehensive benefits package