Research Computer Scientist, Reconfigurable Computer Architecture

University of Southern California

Arlington (VA)

On-site

USD 140,000 - 180,000

Full time

7 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

University of Southern California in Arlington, VA is seeking a Research Computer Scientist to lead research and development in reconfigurable architectures with emphasis on programmable compute and rapid workload switching.

The role involves architecture modeling, RTL/FPGA prototyping, and collaboration across hardware, software, and applications, including AI-assisted HDL design and sponsor-facing results. Doctorate required; CUI handling requires U.S. citizenship or permanent residency.

Qualifications

  • Doctorate in computer engineering, electrical engineering, computer science, or a closely related field.
  • Demonstrated research contributions in computer architecture or reconfigurable computing.
  • Ability to reason across architecture and implementation, with experience in performance modeling, simulation, RTL design, FPGA prototyping, or related hardware development.
  • Proficiency in Python or C++ for architecture modeling and evaluation, and working knowledge of Verilog, VHDL, or SystemVerilog for digital hardware prototypes.
  • Strong technical writing, collaboration, and research leadership skills.
  • Ability to handle Controlled Unclassified Information (CUI); U.S. citizenship or permanent residency required.

Responsibilities

  • Define and evolve reconfigurable architectural components, including processing elements, configurable compute fabrics, control and scheduling mechanisms, on-chip communication, memory and data movement, and interfaces to external systems.
  • Lead architecture modeling, RTL and FPGA prototyping, integration, verification, and benchmarking with hardware, compiler, software, and application researchers.
  • Provide technical direction to researchers, engineers, and students; coordinate architecture deliverables across organizations; document designs and results for sponsors; contribute to proposals, reports, publications, and presentations.

Skills

Python or C++ for architecture
RTL design
FPGA prototyping
Verilog
VHDL
SystemVerilog
Vivado
Verilator
Strong technical writing
Collaboration and leadership

Education

Doctorate in computer engineering, electrical engineering, computer science, or closely related field

Tools

Verilog
VHDL
SystemVerilog
Vivado
Verilator

Job description

USC’s Information Sciences Institute (ISI), a unit of the university’s Viterbi School of Engineering, is a world leader in the research and development of advanced information processing, computing, communications, and artificial intelligence technologies. ISI’s faculty, professional staff, and graduate students conduct extraordinary information sciences research at locations in Arlington, Virginia; Marina del Rey, California; and Waltham, Massachusetts.


ISI’s Computational Systems and Technology Division is seeking a Research Computer Scientist to lead research and development in reconfigurable computer architectures. The position will focus on programmable compute and control structures that can rapidly switch among signal-processing, communications, and related workloads while meeting demanding throughput, latency, power, and resource constraints. The scientist will develop architectural concepts, models, and prototypes; guide implementation and evaluation across hardware and software; and work with interdisciplinary teams to mature architectures for sponsored research and transition. Initial applications may include adaptive communications and coding, a multifunction RF system on chip, or related efforts, depending on awards and program direction.


The Reconfigurable Computing Group turns ambitious computing ideas into working hardware. Its researchers connect architecture, algorithms, and implementation, taking designs from early concepts through FPGA demonstrations and custom silicon development. The group also develops tools that make these systems programmable and verifiable, including AI-assisted methods for hardware design, testing, device characterization, and debugging.


This position is based in ISI’s Arlington, Virginia office.


Job Responsibilities

Architecture and research

Define and evolve reconfigurable architectural components, including processing elements, configurable compute fabrics, control and scheduling mechanisms, on-chip communication, memory and data movement, and interfaces to external systems. Formulate research questions and conduct trade studies involving rapid reconfiguration, determinism, throughput, energy efficiency, scalability, and programmability. Develop performance models and publishable technical results.


Prototype and evaluation

Lead architecture modeling, RTL and FPGA prototyping, integration, verification, and benchmarking in collaboration with hardware, compiler, software, and application researchers. Investigate AI-assisted and agent-based methods for HDL design, testbench generation, and design exploration, and verify generated artifacts against functional and performance requirements. Establish representative workloads and measurable requirements, analyze bottlenecks, and guide design changes. Support application demonstrations such as adaptive encoding and decoding workflows or multifunction RF signal processing, as program needs warrant.


Technical leadership and sponsored research

Provide technical direction to researchers, engineers, and students; coordinate architecture deliverables across collaborating organizations; document designs and results for sponsors; contribute to proposals, reports, publications, and presentations; and engage prospective transition partners regarding architecture requirements and evaluation.

Minimum Qualifications


  • Doctorate in computer engineering, electrical engineering, computer science, or a closely related field.
  • Demonstrated research contributions in computer architecture or reconfigurable computing.
  • Ability to reason across architecture and implementation, with experience in performance modeling, simulation, RTL design, FPGA prototyping, or related hardware development.
  • Proficiency in Python or C++ for architecture modeling and evaluation, and working knowledge of Verilog, VHDL, or SystemVerilog for digital hardware prototypes.
  • Strong technical writing, collaboration, and research leadership skills.
  • Ability to handle Controlled Unclassified Information (CUI). Per U.S. government regulations, eligibility to handle CUI requires U.S. citizenship or permanent residency.

Preferred Qualifications

  • Five or more years of relevant research experience.
  • Expertise in coarse-grained reconfigurable arrays, heterogeneous or domain-specific accelerators, RISC-V or Arm processors, high-bandwidth interconnects, high-speed I/O, or hardware-software co-design.
  • Experience with RF or DSP workloads, error-control coding, communication systems, ASIC development, verification, compiler or runtime integration, or sponsor-funded research.
  • Familiarity with FPGA and ASIC implementation and verification tools, such as Vivado, Verilator, or commercial EDA flows.
  • Experience applying AI coding assistants or agents to Verilog, VHDL, or SystemVerilog development, verification, or hardware design exploration.

The annual base salary range for this position is $140,000 to $180,000. When extending an offer of employment, the University of Southern California considers factors such as, but not limited to, the scope and responsibilities of the position, the candidate’s work experience, education and training, key skills, internal peer equity, federal, state, and local laws, contractual stipulations, grant funding, and external market and organizational considerations.


Why Work at ISI

  • Work on exciting and engaging projects with real-world impact.
  • Contribute across the full project lifecycle in a small-team environment.
  • Enjoy a workplace that supports a quality work-life balance.
  • Access opportunities for top-tier university education for you and your children.
  • Receive comprehensive benefits, from medical coverage to matched retirement contributions.

Minimum Education: Doctorate Minimum Experience: <1 year Minimum Skills: Demonstrated record of outstanding research contributions and experience. Proven technical proficiency, exceptional creativity, successful collaboration with others, and independent thought. Strong managerial skills. Demonstrated reputation as an emerging leader in field with sustained performance and accomplishment. Demonstrated ability to conceptualize research directions, exert technical leadership, communicate technical ideas, coordinate individual contributions to a research program, and present research plans and results in a manner that will elicit favorable funding actions. Preferred Experience: 5 years Preferred Skills: Nationally recognized reputation for excellence in area of expertise.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Research Engineer- Front-End Digital Design
ASIC Research Engineer- Front-End Digital Design

Aimlroles • Virginia

On-site
USD 115,000 - 140,000
Free university education for you and
Education benefits for you and your/
Great benefits – medical to matched退休
Senior FPGA Design Engineer
Senior FPGA Design Engineer

University of Southern California • Arlington (VA)

Hybrid
USD 140,000 - 170,000
Hybrid work options
Senior ASIC Research Engineer – Front-end Digital Design
Senior ASIC Research Engineer – Front-end Digital Design

Aimlroles • Virginia

On-site
USD 140,000 - 170,000
Education benefits for family
Medical and retirement benefits
Hybrid work flexibility
ASIC Research Engineer- Front-End Digital Design
ASIC Research Engineer- Front-End Digital Design

University of Southern California • Arlington (VA)

On-site
USD 115,000 - 140,000
Senior ASIC Research Engineer – Front-end Digital Design
Senior ASIC Research Engineer – Front-end Digital Design

University of Southern California • Arlington (VA)

On-site
USD 140,000 - 170,000
FPGA Design Engineer
FPGA Design Engineer

University of Southern California • Arlington (VA)

Hybrid
USD 115,000 - 140,000
Lead Researcher, Reconfigurable Computing Architectures
Lead Researcher, Reconfigurable Computing Architectures

University of Southern California • Arlington (VA)

On-site
USD 140,000 - 180,000
Senior Research Scientist - Advanced Computing Lab - 2024981
Senior Research Scientist - Advanced Computing Lab - 2024981

Software Engineering Institute | Carnegie Mellon University • Pittsburgh

On-site
USD 130,000 - 190,000
Senior ASIC Front-end RTL Design Engineer – Research
Senior ASIC Front-end RTL Design Engineer – Research

Aimlroles • Virginia

On-site
USD 140,000 - 170,000
Education benefits for family
Medical and retirement benefits
Hybrid work flexibility
Senior Research Scientist - Advanced Computing Lab
Senior Research Scientist - Advanced Computing Lab

Carnegie-Mellon-University • Pittsburgh

On-site
USD 140,000 - 190,000