R&D Process Engineer - PECVD and Plasma Systems

Keysight Technologies SAles Spain SL.

Santa Rosa, Northern (CA, KY)

Hybrid

USD 139,000 - 232,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical benefits
Dental and Vision
401(k) Plan
Bonuses

Job summary

Keysight Technologies is seeking an R&D Process Engineer in Santa Rosa, CA to develop and optimize wafer fabrication processes for passive interposer substrates. You will own process development, control, and yield improvements, collaborating with cross-functional teams in advanced packaging.

The role requires expertise in plasma-based semiconductor processes, DOE/SPC, and strong problem-solving skills. Onsite at Keysight HQ, relocate to Santa Rosa is expected for local candidates.

Qualifications

  • MS/PhD in Materials Science, Chemical Engineering, Physics, Chemistry, or related fields.
  • Experience with plasma processes and semiconductor manufacturing is essential.
  • Strong background in DOE, SPC, and data-driven process optimization.
  • Excellent problem solving and analytical skills with tool drift investigations.

Responsibilities

  • Develop and sustain wafer processes for passive interposer substrates.
  • Lead CPI efforts to maximize yield and throughput.
  • Collaborate with Design, Integration, Test, Operations, and Failure Analysis teams.
  • Drive process control via DOE, SPC, and data analysis; hand off to manufacturing partners.

Skills

Plasma processes
SPC/DOE
Statistical analysis
Problem-solving
Communication

Education

MS/PhD in related field

Tools

JMP
PECVD/CVD
Vacuum systems
PVD/Sputtering

Job description

Overview

The High Frequency Technology Center (HFTC) is seeking an R&D Process Engineer to develop, maintain and optimize manufacturing processes to fabricate passive interposer substrates for Keysight’s Heterogeneous Integration technology. This position is onsite at Keysight Headquarters in Santa Rosa, CA. Live in beautiful Sonoma County amongst vineyards, redwood forests, rivers, lakes and coastline while working on state-of-the‑art advanced packaging technologies.

The Process Engineer will own process development and process control to meet quality and production metrics. Responsibilities include a combination of R&D and manufacturing in partnership with Design, Integration, Test, Operations, Maintenance, Product and Failure Analysis teams. The Process Engineer is accountable for yield, cycle time, throughput, and quality of their process. This role involves technical depth in semiconductor processing, strong hands‑on aptitude, as well as effective communication and teamwork to meet department‑level objectives.

Responsibilities

Process Development Engineers at HFTC are responsible for process development and sustaining of custom, cutting‑edge, micro and nano‑fabrication technologies.

The focus of this position is process development, manufacturing sustainability, and R&D support for new product introductions, with specialization in wafer fab processes.

  • Deep knowledge and expertise in wafer process development in one or more of the following areas, listed in order of preference: PECVD/CVD strongly preferred, followed by dry etch, PVD/sputtering, ashing, or similar vacuum‑based processes.
  • Own and advance plasma process performance across PECVD/CVD, dry etch, PVD/sputtering, and ashing tools by driving film quality, profiles, uniformity, selectivity, chamber health, defect reduction, and overall process robustness through structured DOEs
  • Collaborate with equipment engineering on tool performance optimization, preventive maintenance strategies, throughput enhancements, and new tool installs or upgrades
  • Drive process control and stability through SPC charting, daily reviews, root cause analysis, and corrective actions using statistical tools (e.g., JMP)
  • Working closely with other process, integration, product, and circuit design engineers to define process and performance targets
  • Defining process flows, develop new processes and drive continuous process improvement (CPI) efforts to maximize product yield
  • Report process metrics, root cause investigations, and process change implementations at the department level
  • Ensuring successful process hand off to manufacturing partners
  • Working with Operations to implement robust process control and support production processes; diagnose and resolve process problems with urgency
  • Leading capital equipment acquisition projects that include tool evaluation, characterization, process development, and qualification
  • Broader experience in upstream and downstream processes and the ability to understand process interactions
Qualifications
Required Qualifications
  • Expertise in plasma‑based semiconductor processes, with experience in PECVD/CVD strongly preferred, followed by dry etch, PVD/sputtering, ashing, and related vacuum‑based processes.
  • M.S. or Ph.D. in Materials Science, Chemical Engineering, Physics, Chemistry, or related fields.
  • Exceptional recent M.S. or Ph.D. graduates with extensive cleanroom research experience and demonstrated expertise in plasma processes will be considered.
  • Proven experience in process development, Statistical Process Control (SPC), and Design of Experiments (DOE). Candidates must have experience establishing control charts from scratch, performing statistical analyses, and driving data‑based process optimization.
  • Candidates must have strong problem‑solving and analytical skills for measurement of anomalies and tool drift issues.
Preferred Qualifications
  • 5+ years of industrial semiconductor process experience is strongly preferred.
  • Candidates must have excellent interpersonal, verbal, written and presentation communication skills. The successful candidate must be able to communicate complex technical information in a clear, concise, and direct manner, present data effectively to both small and large audiences, and collaborate productively across cross‑functional teams.
  • Strong accountability, self‑initiative and proactive attitude are required for success.
  • Familiarity with vacuum systems, RF power delivery, gas flow control, and chamber hardware configurations.

Candidates must be a U.S. citizen or lawful permanent resident of the U.S., or protected individual, having authorization from the U.S. government for export‑controlled items under 8 U.S.C. 1324b(a)(3).

Candidates must be local or willing to relocate to Santa Rosa, CA

About Keysight

Keysight is on the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~15,000 employees create world‑class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn moreabout what we do.

Our powerful, award‑winning culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry‑first solutions. Diversity, equity & inclusion are integral parts of our culture and drivers of innovation at Keysight. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.

This position is at our Headquarters in Santa Rosa, CA. At the center of beautiful Sonoma County, just an hour north of San Francisco, you will live close to vineyards, redwood forests, regional and state parks, and a vibrant culinary scene, while developing state‑of‑the‑art semiconductor manufacturing technologies at our worldclass IC and Heterogeneous Integration fabs.

HFTC is part of Keysight Labs, the core R&D organization that enables Centers of Excellence and other business groups to provide RF, microwave, mmWave, 5G and 6G solutions to customers in various industries, including communications, aerospace & defense, automotive & energy, general electronics, manufacturing, AI, and semiconductor industries. HFTC technologies include InP and GaAs‑based HBTs, HEMTs, and diodes, as well as high‑frequency System in Package (SiP) and PCA subsystem solutions.

Careers Privacy Statement

Keysight Technologies Inc. is an equal opportunity employer. Qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, protected veteran status, disability or any other protected categories under all applicable laws.

The level of role and salary will be based on applicable experience, education and skills; Most offers will be between the minimum and the midpoint of the Salary Range listed below.

California Pay Range: MIN $138,960 - MIDPT $185,280 - MAX $231,600

Note: For other locations, pay ranges will vary by region.

This role is eligible for Keysight Results Bonus Program

US Employees may be eligible for the following benefits:

  • Medical, dental and vision
  • Health Savings Account
  • Health Care and Dependent Care Flexible Spending Accounts
  • Life, Accident, Disability insurance
  • Business Travel Accident and Business Travel Health
  • 401(k) Plan
  • Flexible Time Off, Paid Holidays
  • Paid Family Leave
  • Discounts, Perks
  • Tuition Reimbursement
  • Adoption Assistance
  • ESPP (Employee Stock Purchase Plan)

#LI-MED1

This position requires access to certain goods, software, technology, or technical data subject to U.S. export control laws and regulations. Under these laws and regulations, U.S. persons (which includes U.S. citizens, U.S. nationals, lawful permanent residents, refugees, and asylees) working for Keysight can access export‑controlled items without authorization from the U.S. government. For any individual who is not a U.S. person, Keysight may need authorization from the U.S. Department of State, U.S. Department of Commerce, or other appropriate federal agency before the individual can access export‑controlled items.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

R&D Process Engineer - Wafer Wet Process Engineer
R&D Process Engineer - Wafer Wet Process Engineer

Keysight Technologies • Santa Rosa (CA)

On-site
USD 138,000 - 232,000
Medical, dental and vision
401(k) Plan
Flexible Time Off, Paid Holidays
R&D Process Engineer - Metrology
R&D Process Engineer - Metrology

Keysight Technologies SAles Spain SL. • Santa Rosa (CA)

On-site
USD 138,000 - 232,000
Medical, dental and vision
401(k) Plan
Flexible Time Off
R&D Process Engineer - Metrology
R&D Process Engineer - Metrology

Keysight Technologies • Santa Rosa (CA)

On-site
USD 138,000 - 232,000
Medical, dental and vision.
401(k) Plan.
Tuition Reimbursement.
+1
R&D Process Engineer - Wafer Wet Process Engineer
R&D Process Engineer - Wafer Wet Process Engineer

Keysight Technologies SAles Spain SL. • Santa Rosa (CA)

On-site
USD 138,000 - 232,000
Medical, dental and vision
401(k) Plan
Tuition Reimbursement
IC Wafer Fab Process Engineering Technician
IC Wafer Fab Process Engineering Technician

Keysight Technologies • Santa Rosa (CA)

On-site
USD 72,000 - 121,000
Medical, dental, and vision insurance
401(k) Plan
Flexible Time Off
IC Wafer Fab Process Engineering Technician
IC Wafer Fab Process Engineering Technician

Keysight Technologies SAles Spain SL. • Santa Rosa (CA)

On-site
USD 72,000 - 121,000
Medical, dental and vision
401(k) Plan
Flexible Time Off
+1
Senior R&D Process Engineer
Senior R&D Process Engineer

Keysight Technologies SAles Spain SL. • Santa Rosa (CA), Northern (KY)

Hybrid
USD 138,000 - 231,000
Process Engineer – Advanced Semiconductor Packaging
Process Engineer – Advanced Semiconductor Packaging

Keysight Technologies • Santa Rosa (CA)

On-site
USD 139,000 - 232,000
Medical, dental and vision
401(k) Plan
Flexible Time Off
+1
R&D Test Engineering Technician
R&D Test Engineering Technician

Keysight Technologies SAles Spain SL. • Santa Rosa (CA)

On-site
USD 81,000
Medical, dental and vision
Health Savings Account
401(k) Plan
+2
Process Engineer - Advanced Semiconductor Packaging
Process Engineer - Advanced Semiconductor Packaging

Socket.dev • Santa Rosa (CA)

On-site
USD 126,930 - 211,550
Medical, dental and vision
Health Savings Account
401(k) Plan
+3