Processor ASIC RTL Design Engineer

Qualcomm

San Diego (CA)

On-site

USD 127,200 - 190,800

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive salary
Bonus opportunities
Comprehensive benefits package

Job summary

A leading technology company in San Diego is seeking an ASIC design engineer with strong RTL development skills. The role involves developing RTL for micro-architecture and collaborating closely with verification and design teams. Minimum qualifications include a Bachelor’s degree and 2+ years of experience in microprocessor design. The salary for this position ranges from $127,200 to $190,800, complemented by a competitive benefits package.

Qualifications

  • 2+ years of practical experience with RTL development.
  • Experience with high-performance microprocessor design.
  • Knowledge of ASIC design flow from RTL to GDS2.

Responsibilities

  • Develop RTL for multiple logic blocks of Hexagon/NPU.
  • Run frontend tools to check for design compliance.
  • Collaborate with verification team for testing.

Skills

RTL development
Microprocessor design
SystemVerilog
Power optimization

Education

Bachelor's degree in Electrical Engineering or related field
Master's degree in Electrical Engineering or related field
PhD in Electrical Engineering or related field

Tools

Simulation tools
Linting tools

Job description

Overview

Qualcomm Technologies, Inc. – Engineering Group, DSP Architecture and Design. A variety of high performance, low power Hexagon/NPU cores are at the heart of Qualcomm’s multi-tier mobile SOC, Server IoT, Automotive roadmap. The Hexagon architecture is designed to deliver performance with low power and area across applications like Audio, Modem, AI, IoT and Automotive. This position involves in-depth understanding of the ASIC design flow from RTL to GDS2 and the challenges posed by advanced technologies. The successful candidate will possess detailed understanding of RTL design, synthesis, static timing analysis, PLDRC, clock domain crossing, and low power techniques. Knowledge and experience of microprocessor design and integration is a definite advantage.

Responsibilities
  • Work with system architecture team to define micro-architecture documentation for various blocks in Hexagon/NPU and sub-system
  • Develop RTL for multiple logic blocks of Hexagon/NPU and sub-system for SoC integration
  • Run various frontend tools to check for linting, clock domain crossing, power intent etc
  • Work with physical design team on design constraints and timing closure
  • Work on area and power optimization
  • Work with verification team to collaborate on test plan, test debug, coverage plan and coverage closure
  • Support internal hardware integration
  • Provide ideas and further the innovation of ASICs, IP cores, and process flows
Preferred Qualifications

2+ years of practical experience with RTL development including:

  • Functional and structural RTL design in SystemVerilog, design partitioning, simulation and regression, collaboration with design verification team
  • Familiar with latest design tools (such as linting, CDC, LEC, CLP etc)
Qualifications

Experience disciplines (highly desirable):

  • Processor integration
  • Bus interface
  • Computer architecture
Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 2+ years of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience
  • OR Master’s degree in Electrical Engineering, Computer Science, Computer Engineering, or related field and 1+ year of Software Engineering, Electrical Engineering, Systems Engineering, or related work experience
  • OR PhD in Electrical Engineering, Computer Science, Computer Engineering, or related field
  • 2+ years of experience with high-performance microprocessor design
Equal Opportunity

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process. We are dedicated to making our workplace accessible for individuals with disabilities. (This email address is used to provide reasonable accommodations for individuals with disabilities.)

Pay range and Other Compensation & Benefits

$127,200.00 - $190,800.00

The above pay scale reflects the broad minimum to maximum pay scale for this job code at the posted location. Salary is one component of total compensation; Qualcomm offers a competitive benefits package and bonus/RSU opportunities. Your recruiter can discuss details about Qualcomm benefits.

Application Note

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Processor Micro Architect RTL Design Engineer (Multiple Levels)
Processor Micro Architect RTL Design Engineer (Multiple Levels)

Qualcomm • San Diego (CA)

On-site
USD 180,000 - 271,000
Competitive annual discretionary bonus
Opportunity for annual RSU grants
Comprehensive benefits package
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
CPU Micro-Architect RTL Engineer
CPU Micro-Architect RTL Engineer

Qualcomm • Austin (TX)

On-site
USD 154,000 - 231,000
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
RFIC Design Engineer
RFIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Competitive benefits package
Annual discretionary bonus program
RSU grants
Front-End Design Engineer
Front-End Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 115,000 - 174,000
Competitive annual discretionary bonus
Opportunities for annual RSU grants
Comprehensive benefits package
Design Engineer (Low Power)
Design Engineer (Low Power)

Qualcomm • Santa Clara (CA)

On-site
USD 176,000 - 265,000
Competitive salary
Annual discretionary bonus program
Annual RSU grants
Digital ASIC Design Engineer for Mixed-Signal IPs
Digital ASIC Design Engineer for Mixed-Signal IPs

Qualcomm • San Diego (CA)

On-site
USD 115,000 - 174,000
Discretionary bonus program
Annual RSU grants
Comprehensive benefits package
AI/ML Logic Design Engineer-Senior
AI/ML Logic Design Engineer-Senior

Qualcomm • Austin (TX)

On-site
USD 127,000 - 191,000