Principal Product Engineer - Virtual Protocols

Cadence Design Systems

San Jose (CA)

On-site

USD 136,500 - 253,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Variety of medical, dental, and vision plan options

Job summary

Cadence Design Systems is seeking a Principal Product Engineer for their Virtual Protocols Team in San Jose. The role involves developing and deploying cutting-edge verification technologies and working directly with customers. Candidates should have strong expertise in software, hardware, and protocols essential for SOC verification. A related degree is required alongside 5-7 years of experience. The position offers a competitive salary range of $136,500 to $253,500, incentive compensation, and comprehensive benefits.

Qualifications

  • Minimum 7 years of related experience with a Bachelor's, or 5 years with a Master's.
  • Proven expertise in OS, kernel, and driver SW development.

Responsibilities

  • Deliver field readiness and customer deployment for verification products.
  • Develop and maintain feature-based training for new products/features.
  • Support and engage customers using Cadence technologies.

Skills

Protocol knowledge (PCIe, CXL, Ethernet, USB, AMBA)
Verification Methodologies (UVM, SystemVerilog, Virtual Prototyping)
Software development (C/C++, Object Oriented programming)
SOC design and verification experience
Hardware emulation experience
HDL language knowledge (SystemVerilog, VHDL)
Scripting language knowledge (shell, python, perl)
Compiler tools (make, gcc/g++)

Education

Bachelor's degree in Computer Science or Electrical Engineering
Master's degree in Computer Science or Electrical Engineering

Job description

Principal Product Engineer - Virtual Protocols page is loaded## Principal Product Engineer - Virtual Protocolslocations: SAN JOSEtime type: Full timeposted on: Posted Todaytime left to apply: End Date: December 31, 2026 (30+ days left to apply)job requisition id: R54502## **At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.**# Business OverviewDeliver Emulation and Prototyping assisted verification products using virtualization (SW) technologies to accelerate and shift left SW-driven pre-silicon verification of advanced SoC designs.# # Job DescriptionThis **Principal Product Engineer** position is with the **Virtual Protocols Product Engineering Team,** responsible for the successful field readiness and customer deployment of our Transaction Based Acceleration and Virtual Emulation-based System Verification products. This position presents exciting opportunities and challenges of becoming an expert in System Level Software Driven Verification use models that leverage advanced protocol engines operating on Cadence’s Palladium and Protium Emulation products to enable the critical shift-left of System Level SOC verification and Validation for Cadence customers. This position provides opportunities to expand your software, hardware, and advanced protocol knowledge while engaging with the world’s most advanced SOC customers.# # TeamThe Virtual Protocols Product Engineering team works closely with R&D, the Cadence Field team, and directly with key customers to identify product requirements.* You will be an essential partner to the R&D team delivering product feature definition and product feedback.* You will be a leveraged asset for the field and marketing teams to demonstrate our product’s performance, debugging, and functionality value.* You will become a trusted advocate for top Cadence customers helping guide them to the best use of Cadence technologies while also capturing their needs back into R&D.As part of this team, your responsibilities will include a wide range of activities that will give you the opportunities to sharpen Cadence products and your technical skills across Software development, Hardware Design, debug tools and methodologies, and advanced protocol interfaces.This team is responsible for the following:* Developing, Maintaining, and delivering feature-based training for new products/features* Delivering critical knowledge and guidance to customers and field teams enabling customer success using Cadence emulation platforms and products.* Deploying new and emerging protocol products to bleeding-edge innovative customers working on advanced SOC and System designs# PositionThe Virtual Protocol Principal Product Engineer has the opportunity to be an expert in many different areas based on their interests and career goals. Their responsibilities can be but are not limited to:* Using expertise in OS, kernel, and driver SW development to support Cadence VirtualBridge products that combine a Virtual Machine running a production OS with the customer’s SOC Design running on Cadence’s Palladium emulation or Protium Prototyping platforms.* Using Verification methodologies and SW development expertise to help customers utilize Cadence’s Accelerated Verification IPs and advanced APIs and verification Methodologies to accelerate and shift-left their pre-silicon SOC verification and System validation Coverage.* Using protocol expertise to drive the requirements and deployment of new protocol products and features in crucial industry standard protocols like PCIe, CXL, Ethernet, USB, AMBA* Using emulation and prototyping expertise to drive virtual product performance and supporting customers in getting the most out of their Hardware platform investment and meet their validation goals.# # Desired Job Skills* Protocol knowledge - PCIE, CXL, Ethernet, USB, AMBA (any preferred)* Verification Methodologies (UVM SystemVerilog / Virtual Prototyping SystemC / Portable Stimulus)* Software development (C/C++ /Object Oriented programming / Linux Kernel/Driver Development)* SOC design and verification experience (preferred)* Hardware emulation experience (preferred)* HDL language knowledge (SystemVerilog, VHDL)* Scripting language knowledge (shell, python, perl)* Compiler tools (make, gcc/g++)# Education and experience requirements* Bachelors degree in Computer Science or Electrical Engineering with a minimum of 7 years of related experience, or Masters Computer Science or Electrical Engineering degree with a minimum of 5 years of related experience*The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.*## **We’re doing work that matters. Help us solve what others can’t.****Equal Employment Opportunity Policy:**Cadence is committed to equal employment opportunity throughout all levels of the organization.We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.**Privacy Policy:**Job Applicant If you are a job seeker creating a profile using our careers website, please see the .E-Verify Cadence participates in theE-Verify program in certain U.S. locations as required by law.Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences. Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For. Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Principal C++ Software Engineer
Senior Principal C++ Software Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Principal EDA Software Engineer (C++, Characterization)
Principal EDA Software Engineer (C++, Characterization)

Cadence Design Systems • San Jose (CA)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plan options
+1
Applied ML – Functional Verification Engineer
Applied ML – Functional Verification Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr. Principal Product Engineer, RTL-GDSII
Sr. Principal Product Engineer, RTL-GDSII

Cadence Design Systems • Austin (TX)

On-site
USD 130,000 - 170,000
Principal Product Engineer – Virtuoso Backend Flows
Principal Product Engineer – Virtuoso Backend Flows

Cadence Design Systems • San Jose (CA)

On-site
USD 137,000 - 254,000
Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
+1
Software Architect, Physical Verification
Software Architect, Physical Verification

Cadence Design Systems • San Jose (CA), Northern (KY)

Hybrid
USD 179,000 - 332,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
AE Director Emulation and Prototyping
AE Director Emulation and Prototyping

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 157,500 - 292,500
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr Principal C++ Software Engineer
Sr Principal C++ Software Engineer

Cadence Design Systems • New Jersey

On-site
USD 140,000 - 260,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+2
Principal Product Engineer, System Verification, Emulation (R54514/ad)
Principal Product Engineer, System Verification, Emulation (R54514/ad)

Cadence • San Jose (CA)

On-site
USD 140,000 - 180,000
SoC Modeling Architect
SoC Modeling Architect

Cadence Design Systems • California (MO)

On-site
USD 163,000 - 305,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1