Principal, IO Design Engineering

Micron Technology

Boise (ID)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Healthcare plans
Paid time-off program
Paid family leave

Job summary

Micron Technology in Boise, ID is seeking a Principal IO/Clocking Design Engineer to innovate and design high-speed circuits critical for DRAM products. Candidates should have a MSEE plus 10 years or BSEE plus 12 years of experience, proficient in UNIX and CADENCE, and the ability to communicate complex concepts effectively.

This role offers a chance to work on groundbreaking technology while enjoying robust benefits including healthcare plans and a strong paid time-off program.

Qualifications

  • Minimum MSEE + 10 years or BSEE + 12 years of industry experience in analog and mixed-signal circuit design.
  • Proficiency with UNIX and CADENCE design environment.
  • Understanding of device physics and basic CMOS processing techniques.
  • Strong communication skills with the ability to convey complicated concepts.
  • Demonstrated ability with AI/ML usage.

Responsibilities

  • Innovate, design, optimize and verify high-speed IO and clocking circuits.
  • Apply high-speed circuit design techniques and evaluate performance.
  • Develop accurate modeling and simulation methodology.
  • Work with Product Engineering to compare silicon performance.
  • Collaborate with process integration and modeling teams.

Skills

High-speed IO design
Circuit optimization
Communication skills
UNIX proficiency
CADENCE design environment

Education

MSEE + 10 years or BSEE + 12 years

Tools

PERL
Python

Job description

Overview

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

We are seeking a Principal IO/Clocking Design Engineer to be a part of our design team working on critical high-speed circuits common to all DRAM related memory products. In this position, you will be responsible for the development, design, optimization, verification, and fan out of these high-speed circuits to all DRAM related projects at Micron. You will work on equalization and bandwidth extension to push the speed limits of the circuit and process technology, analyze resulting IO impairments, clock jitter and duty error impact to DRAM system and timing budget, and develop effective engineering solutions.

Responsibilities
  • Innovate, design, optimize and verify high-speed IO and clocking circuits used in new DRAM products.
  • Apply proven high-speed circuit design techniques and enhance critical performance evaluation of the IO data path and clocking path at circuit level.
  • Develop accurate modeling, analysis and simulation methodology to capture key circuit performance metrics and their impact to product specifications at full-chip and system level.
  • Work with Product Engineering and SI team to compare silicon performance with simulation results and support correlation activities.
  • Collaborate with process integration and transistor modeling teams on Micron's next groundbreaking process node.
Minimum Qualifications
  • Minimum MSEE + 10 years or BSEE + 12 years of industry experience in analog and mixed-signal circuit design.
  • Proficiency with UNIX and CADENCE design environment (simulation, schematic entry, SPF extraction).
  • Understanding of device physics and basic CMOS processing techniques.
  • Ability to supervise layout work and understand good layout practices for high-speed circuits to minimize parasitic impacts.
  • Strong communication skills with the ability to convey sophisticated technical concepts to other design peers both verbally and written.
  • Mental agility is a must for this position as we work with all product types (commodity, mobile, graphics) and product teams in parallel with silicon validation efforts.
Preferred Qualifications
  • 7+ years of experience in high-speed transmitter, receiver and clocking circuit design and optimization with proven silicon successes.
  • Prior experience in channel modeling and characterization, transceiver noise and timing budget analysis, equalization techniques, SI knowledge, etc.
  • Demonstrated ability in mentoring and coaching engineers early in their careers.
  • Demonstrated ability with AI/ML usage and fluency in scripting languages such as PERL/Python.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work, visit the Micron careers site. To learn more about Micron, please visit micron.com/careers.

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3).

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal, IO Design Engineering
Principal, IO Design Engineering

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Principal, SMTS, DRAM Systems Architect
Principal, SMTS, DRAM Systems Architect

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Sr. Principal/SMTS, IO/Clock Design Engineering
Sr. Principal/SMTS, IO/Clock Design Engineering

Micron Technology • Boise (ID)

On-site
USD 100,000 - 150,000
Choice of medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Principal, IO Design Engineering
Principal, IO Design Engineering

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 150,000
Principal, IO Design Engineering Boise, Idaho, United States of America Posted a day ago
Principal, IO Design Engineering Boise, Idaho, United States of America Posted a day ago

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 140,000 - 210,000
Medical insurance
Dental insurance
Vision insurance
+3
Principal, MTS, DRAM Systems Architect
Principal, MTS, DRAM Systems Architect

Micron • Boise (ID)

On-site
USD 150,000 - 190,000
Medical, dental and vision plans
Robust paid time-off program
Paid holidays
Staff Design Engineer, DRAM
Staff Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Senior Circuit Design Engineer, DRAM
Senior Circuit Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal Design Engineer, DRAM
Principal Design Engineer, DRAM

Micron Technology • Boise (ID)

On-site
USD 75,000 - 105,000
Medical, dental, and vision plans
Paid family leave
Paid time-off program
Staff Design Engineer, DRAM
Staff Design Engineer, DRAM

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000