Principal Compute Pathfinding ASIC Design

Micron Technology, Inc.

San Jose (CA)

On-site

USD 168,000 - 374,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Micron Technology, Inc. is seeking an experienced ASIC Architect to define and implement architecture from concept to RTL, with emphasis on integration and product readiness. You will work across teams to optimize performance, power, area, and scalability while guiding synthesis and physical design activities.

The role requires strong systems-level modeling skills and a track record of delivering complete ASIC flows, including timing closure and power optimization, in a collaborative environment.

Qualifications

  • Master’s degree in Electrical or Computer Engineering or equivalent with 12+ years of ASIC architecture and build experience.
  • Extensive experience with Verilog/SystemVerilog for architecture exploration, logic design, and RTL definition.
  • Strong background in computer architecture, data processing, and system-level design concepts.
  • Experience across ASIC design flows, including logic design, synthesis, and interaction with physical design teams.

Responsibilities

  • Define and evolve ASIC and system architectures, including logic partitioning, module interfaces, and design tradeoffs across performance, power, area, and scalability.
  • Write detailed block-level and architectural specifications to guide RTL design, verification, and system simulation activities.
  • Oversee logic design and synthesis activities, ensuring alignment with architectural intent and project requirements.
  • Contribute to backend synthesis and physical design flows, evaluating the impacts of placement, routing, timing, and power on architectural decisions.
  • Perform system-level modeling, validate proof-of-concept designs, and analyze new architectural capabilities to assess feasibility and value.
  • Drive evaluation of complete ASIC flows from high-level design through synthesis, place-and-route, timing closure, and power optimization.
  • Collaborate with multi-functional teams—including build, verification, CAD, modeling, product engineering, and external vendors—to ensure successful implementation readiness.
  • Support the transition of new architectures into product development, contributing to long-term roadmap planning and technology pathfinding.
  • Using AI to improve job functions

Skills

Verilog/SystemVerilog
Computer architecture
ASIC design flows
Analytical skills
Communication skills

Education

Master’s degree in Electrical or Computer Engineering
Bachelor’s degree or equivalent experience

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

The Compute Strategy & Pathfinding group focuses on compute architectures and algorithms that define future memory and compute capabilities 3–5 years ahead of product integration. The team works closely with internal engineering groups, external partners, and customers to architect, evaluate, simulate, and design advanced ASIC solutions that shape Micron’s long‑term technology roadmap.

We are seeking a highly skilled ASIC Architect with strong experience in architecture definition, logic design, synthesis, and system‑level evaluation. The ideal candidate will assist with architectural definition from concept through implementation readiness, bridging high‑level system modeling with RTL development, physical design considerations, and product transition.

Responsibilities
  • Define and evolve ASIC and system architectures, including logic partitioning, module interfaces, and design tradeoffs across performance, power, area, and scalability.
  • Write detailed block‑level and architectural specifications to guide RTL design, verification, and system simulation activities.
  • Oversee logic design and synthesis activities, ensuring alignment with architectural intent and project requirements.
  • Contribute to backend synthesis and physical design flows, evaluating the impacts of placement, routing, timing, and power on architectural decisions.
  • Perform system‑level modeling, validate proof‑of‑concept designs, and analyze new architectural capabilities to assess feasibility and value.
  • Drive evaluation of complete ASIC flows from high‑level design through synthesis, place‑and‑route, timing closure, and power optimization.
  • Collaborate with multi-functional teams—including build, verification, CAD, modeling, product engineering, and external vendors—to ensure successful implementation readiness.
  • Support the transition of new architectures into product development, contributing to long‑term roadmap planning and technology pathfinding.
  • Using AI to improve job functions
Minimum Qualifications
  • Master’s degree in Electrical or Computer Engineering, or a Bachelor’s degree (or equivalent experience) with 12+ years of relevant ASIC architecture and build experience.
  • Extensive experience with Verilog/SystemVerilog for architecture exploration, logic design, and RTL definition.
  • Strong background in computer architecture, data processing, and system‑level design concepts.
  • Experience across ASIC design flows, including logic design, synthesis, and interaction with physical design teams.
  • Strong analytical, problem‑solving, and communication skills, with the ability to work both independently and collaboratively.
Preferred Qualifications
  • Experience with advanced ASIC design tools and methodologies, including synthesis, static timing analysis, and power optimization.
  • Solid understanding of backend physical design flows and their impact on architectural decisions.
  • Familiarity with high‑level synthesis (HLS), system modeling, or architectural exploration frameworks.

The US base salary range that Micron Technology estimates it could pay for this full‑time position is:
$168,000.00 - $374,000.00 a year

Additional Compensation May Include Benefits, Bonuses And Equity.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Compute Pathfinding ASIC Design
Principal Compute Pathfinding ASIC Design

Micron Technology, Inc. • Boise (ID)

On-site
USD 168,000 - 374,000
Medical, dental and vision plans
Paid time off
Equity and bonuses
Principal Compute Pathfinding ASIC Design
Principal Compute Pathfinding ASIC Design

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 168,000 - 374,000
Medical, dental and vision plans
Paid time off & holidays
Equity eligible
Principal Engineer, ASIC Design
Principal Engineer, ASIC Design

Micron Technology • San Jose (CA)

On-site
USD 198,000 - 336,000
Medical, dental, vision plans
Paid time off
Paid holidays
+1
Principal Engineer, ASIC Design
Principal Engineer, ASIC Design

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 198,000 - 336,000
Medical, dental and vision plans
Paid time off and holidays
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 186,000 - 407,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Boise (ID)

On-site
USD 186,000 - 407,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 186,000 - 407,000
Benefits package
Paid time off
Equity options
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 186,000 - 407,000
Medical/dental/vision benefits
Paid time off and holidays
Equity and bonus opportunities
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 186,000 - 407,000
Principal ASIC Design Engineer
Principal ASIC Design Engineer

1000 Micron Technology, Inc. • Idaho City (ID)

On-site
USD 186,000 - 407,000
Medical, dental and vision plans
Robust paid time-off
Bonus eligibility