Principal Analog Mixed Signal Verification Engineer

NXP Semiconductors

Chandler (AZ)

On-site

USD 180,000 - 240,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

NXP Semiconductors is seeking a senior verification lead to spearhead analog and mixed-signal verification of automotive and industrial PMICs, from specification to sign-off.

You will define verification strategies, drive cross-functional collaboration with design, validation, and architecture teams, and mentor junior engineers while delivering robust, coverage-driven verification using Verilog-AMS, SystemVerilog, UVM, and RNM.

Qualifications

  • MS or higher in Electrical/Computer Engineering or related field.
  • Minimum 10 years in analog and mixed-signal IC verification and development.
  • Experience leading verification teams and projects.

Responsibilities

  • Lead AMS verification activities for PMICs and mixed-signal IPs from plan to sign-off.
  • Develop verification strategies, environments, regressions, and coverage objectives.
  • Collaborate with analog/digital, validation, and architecture teams.
  • Mentor junior engineers and drive improvements in verification efficiency.

Skills

Leadership
Cross-functional collaboration
Analytical thinking
Mentoring

Education

Master's degree in Electrical Engineering
MS in Computer Engineering

Tools

Verilog-AMS
SystemVerilog
UVM
RNM
Cadence tools
Synopsys tools
Python

Job description

Role Summary

Lead analog and mixed-signal verification for automotive and industrial PMIC products from specification through verification signoff. Define verification strategies, environments, regressions, and coverage objectives for complex mixed-signal IPs, subsystems, and SoCs. Collaborate with cross-functional teams to ensure product quality, reliability, functional correctness, safety, and robustness.

Job Responsibility

Review product requirements, architecture specifications, design documentation, programming models, interfaces, and implementation plans for automotive and industrial PMIC applications. Define and execute AMS verification strategies aligned with system, performance, quality, reliability, safety, power, and functional requirements. Lead AMS verification activities, including verification plans, methodologies, environments, regressions, documentation, schedules, coverage objectives, and milestone tracking. Develop and validate mixed-signal simulation environments, behavioral models, checkers, assertions, scoreboards, and reusable verification components using Verilog-AMS, SystemVerilog, UVM, and RNM. Drive verification execution through test planning, constrained-random verification, mixed-signal simulation, coverage analysis, regression management, debug, and signoff. Bridge digital and mixed-signal verification flows for robust block, subsystem, and top-level verification. Verify digital control, monitoring, telemetry, diagnostics, configuration, protection, power sequencing, and fault-management functions within PMIC and power-conversion products. Track development metrics including milestones, code and functional coverage, defect resolution, requirements traceability, and compliance with verification requirements. Drive methodology improvements to increase simulation efficiency, reuse, quality, productivity, and cost effectiveness across projects. Collaborate with analog, digital, validation, subsystem, SoC, applications, system, customer, product definition, and architecture teams while mentoring junior engineers.

Job Qualification

M.S. in Electrical Engineering, Computer Engineering, or a related field required. Minimum 10 years of experience in analog and mixed-signal IC verification and development, including technical leadership responsibilities. Strong understanding of analog and mixed-signal circuit fundamentals, including PMICs, DC-DC converters, LDOs, ADCs, DACs, PLLs, voltage references, bandgaps, and sensor interfaces. Expertise in AMS verification using Verilog-AMS, SystemVerilog, UVM, assertions, mixed-signal simulation, and Real Number Modeling (RNM). Experience developing behavioral models and reusable verification environments for complex mixed-signal designs. Strong knowledge of coverage-driven verification, constrained-random verification, regression automation, and verification signoff processes. Experience with formal verification, low-power verification, and requirements traceability methodologies is highly desirable. Proficiency with industry-standard EDA tools from Cadence, Synopsys, and Siemens EDA. Experience with scripting languages such as Python, Perl, Tcl, or Shell for automation and productivity enhancement. Strong analytical and problem-solving skills with the ability to develop innovative solutions for complex technical challenges. Excellent written and verbal communication skills. Proven ability to lead cross-functional teams and collaborate effectively in a fast-paced product development environment.

Company

Company: NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & IoT, mobile, and communication infrastructure markets.

Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality.

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

Thank you for considering a career at NXP.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Digital Verification Engineer
Principal Digital Verification Engineer

NXP Semiconductors • Chandler (AZ)

On-site
USD 170,000 - 210,000
Healthcare
401(k)
Principal Digital Design Engineer
Principal Digital Design Engineer

NXP Semiconductors • Chandler (AZ)

On-site
USD 180,000 - 260,000
Principal Digital Design Engineer
Principal Digital Design Engineer

Socket.dev • Chandler (AZ)

On-site
USD 140,000 - 210,000
R-10065935 Principal Analog Design Engineer
R-10065935 Principal Analog Design Engineer

NXP Semiconductors • Chandler (AZ)

On-site
USD 150,000 - 230,000
Sr Principal Digital Design Engineer
Sr Principal Digital Design Engineer

NXP Semiconductors • San Jose (CA)

On-site
USD 170,000 - 210,000
Career development opportunities
Senior AMS Verification Architect for Automotive PMICs
Senior AMS Verification Architect for Automotive PMICs

NXP Semiconductors • Chandler (AZ)

On-site
USD 180,000 - 240,000
R-10063886 Principal Digital IP Verification Engineer
R-10063886 Principal Digital IP Verification Engineer

NXP Semiconductors • Austin (TX)

Hybrid
USD 110,000 - 150,000
R-10066102 Senior Verification Engineer
R-10066102 Senior Verification Engineer

NXP Semiconductors • Austin (TX)

On-site
USD 120,000 - 180,000
Senior Principal Verification Engineer
Senior Principal Verification Engineer

Renesas Electronics Corporation • Chandler (AZ), Northern (KY)

Hybrid
USD 180,000 - 240,000
Senior Principal Design Verification Engineer
Senior Principal Design Verification Engineer

Renesas Electronics Corporation • Plano (TX), Northern (KY)

Hybrid
USD 180,000 - 230,000