Principal Analog Mixed-Signal Design Engineer California, Santa Clara

SiTime Corp.

Santa Clara (CA)

On-site

USD 150,000 - 230,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Quarterly bonus
Equity grants
401k plan
Health benefits

Job summary

SiTime is seeking a Principal Analog Mixed-Signal Design Engineer to lead the development of analog/mixed-signal ICs and own the top-level schematic. The role includes supervising block designers, conducting reviews, and collaborating with cross-functional teams to architect devices with DFT considerations.

You will drive bench validation, qualification, and test development, perform transistor-level design and simulation, and guide layout and verification for rapid silicon bring-up.

Qualifications

  • 10+ years of relevant experience in electrical engineering or a Ph.D. with at least 6 years in the field.
  • Proven track record bringing analog/mixed-signal parts to high-volume production.
  • Experience with AMS verification and post-layout extraction; ability to lead cross-functional teams.

Responsibilities

  • Lead development of analog mixed-signal ICs and own the top level schematic.
  • Supervise block designers and conduct design reviews.
  • Architect the chip for DFT in collaboration with cross-functional teams.
  • Support bench validation, qualification and final test development.
  • Perform transistor-level design and simulation using industry tools.
  • Supervise layout and post-layout verification; ensure rapid silicon bring-up.
  • Coordinate with digital design, CAD, systems, test and applications teams for DFT/DFM features.

Skills

Analog mixed-signal design
Top-level schematic ownership
Cross-functional collaboration

Education

M.S. or Ph.D. in Electrical Engineering

Tools

Cadence Virtuoso
Spectre
Layout XL

Job description

Principal Analog Mixed-Signal Design Engineer

About SiTime

SiTime is the Precision Timing company.

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com .

Job Summary

Responsibilities:

  • Lead development of analog Mixed-signal IC and owns the top level
  • Supervise and review block designer work and hold design review
  • Work with cross-functional team to architect the chip for DFT
  • Closely work and support cross functional team for bench validation, qualification and final test development.
  • Develop analog and mixed-signal architectures and circuits in CMOS or BiCMOS processes
  • Analyze technology, architecture, circuit design, and parametric design trade-offs to meet aggressive technical performance specifications
  • Perform transistor-level design and simulation using industry leading EDA tools
  • Supervise Analog Circuit Physical Design Layout and edit layouts
  • Collaborate with Digital Design Engineers, CAD, Systems Engineering, Test Engineering and Applications teams to ensure DFT, DFM features and achieve rapid silicon bring-up and time to production release
  • Work closely with the verification team to define the verification matrix.
  • Have the ownership of the top-level schematic and run all the top-level analog simulation.
  • Participate in top-level AMS verification.
  • It is not necessary to meet all job requirements to be a qualified candidate for the position.

Qualifications & Requirements:

  • Sc. with minimum 10 years of relevant experience or Ph.D. with 6 years of

Relevant experience in Electrical Engineering

  • Provel track record of taking at least one analog-mixed signal part to high-volume production.
  • Proven track record at each stage of the following:
  • Circuit architecture development and technical feasibility studies
  • Writing detailed block-level specifications and review documents
  • Detailed design and simulation of one or more of the following: Oscillators, ADCs, DACs, temperature sensors, Integer and Fractional-N PLLs, Digital PLLs, low-noise op-amps, regulators, bandgap circuits in CMOS or BiCMOS processes, subthreshold circuits and architecture
    • Proficiency with EDA tools including Cadence Virtuoso, Spectre, ADE, Mixed-mode AMS tools, Layout XL
    • Extensive knowledge of layout effects for circuit and layout design. Ability to supervise layout designers
    • Extensive experience with post-layout extraction and verifications
    • Experience with validation, characterization, qualification, and adherence to production release criteria
    • Ability to communicate and work effectively with geographically dispersed teams of mixed-signal, digital, verifications engineers
    • Ability to work independently and drive solutions to challenging problems
  • English proficiency is required, including the ability to effectively communicate, collaborate, and perform job responsibilities in a professional business environment.

Desired Characteristics & Attributes:

  • Strong team player

Compensation:

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

Benefits offered: 401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law. SiTime participates in the E-Verify program.

Learn More about SiTime:Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Analog Mixed-Signal Design Engineer
Principal Analog Mixed-Signal Design Engineer

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 260,000
401k plan
Health and wellness benefits
Equity grants
+1
Principal Analog Design Engineer
Principal Analog Design Engineer

SiTime Corp. • United States

On-site
USD 190,000 - 260,000
Equity grants
Annual bonus
401k plan
+1
Sr. Staff Product Engineer Arizona, Tempe
Sr. Staff Product Engineer Arizona, Tempe

SiTime Corp. • Tempe (AZ)

On-site
USD 150,000 - 210,000
401k plan
Health care (medical, dental, vision)
Life insurance
+3
Principal Hardware SI/PI Architect California, Santa Clara
Principal Hardware SI/PI Architect California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Quarterly bonus
Equity grants
401k plan
Principal Physical Design Engineer
Principal Physical Design Engineer

SiTime Corporation • Tempe (AZ), Santa Clara (CA)

On-site
USD 180,000 - 240,000
401k plan
Equity grants
Principal Physical Design Engineer
Principal Physical Design Engineer

SiTime • Santa Clara (CA)

On-site
USD 180,000 - 280,000
Quarterly bonus
Equity grants
401k plan
+1
Principal Engineer, Layout Design
Principal Engineer, Layout Design

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 260,000
401k plan
Health and wellness program (medical,*
Principal Engineer, Infrastructure Hardware California, Santa Clara; United States
Principal Engineer, Infrastructure Hardware California, Santa Clara; United States

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
401k plan
Health and wellness benefits (medical,
Equity grants
+1
Sr. Software Engineer, Hardware Integration Michigan, Ann Arbor
Sr. Software Engineer, Hardware Integration Michigan, Ann Arbor

SiTime Corp. • Ann Arbor (MI)

On-site
USD 120,000 - 170,000
Principal Engineer, Layout Design California, Santa Clara
Principal Engineer, Layout Design California, Santa Clara

SiTime Corp. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
401k plan
Health insurance
Dental
+3