PNR Applications Engineer, Staff

Synopsys, Inc.

Sunnyvale (CA)

On-site

USD 150,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive health and wellness benefits
Financial benefits

Job summary

A leading semiconductor company is seeking a Physical Design Specialist to support the adoption of their products, focusing on performance improvements in chip design. The ideal candidate will have strong expertise in ASIC design, back end tools, and excellent communication skills. With a requirement for at least 7 years of experience, this role is pivotal in ensuring customer satisfaction and technological advancement within projects. The company provides comprehensive benefits to support its employees.

Qualifications

  • 7+ years of experience with BSEE or equivalent, or 5+ years with MSEE.
  • In-depth knowledge of Synopsys back end tools.
  • Strong interest in customer support and new technologies.
  • In‑depth backend tool experience: Synthesis, P&R, AI methods, timing, macro placement, and STA.
  • Knowledge of Clock Tree Synthesis methods like H‑Tree and MS‑CTS is preferred.
  • Excellent verbal and written presentation/communication skills.
  • Customer sensitivity with the ability to manage multiple issues and priorities.

Responsibilities

  • Support the sale and adoption of Synopsys products.
  • Help customers achieve performance improvements.
  • Optimize chips for power, cost, and performance.
  • Present technical topics and provide guidance to maximize product value.

Skills

ASIC design using industry-standard tools
RTL to GDSII full flow experience
Advanced Node & Design methodologies understanding
Back end P&R tools knowledge
Excellent verbal and written communication skills

Education

BSEE or equivalent
MSEE or equivalent

Tools

Fusion Compiler
ICC2
Innovus
Primetime
Tempus
Primetime
Tempus

Job description

We Are:

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high‑performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

Business Area Description:

Our Customer Success Group business is all about building high‑performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next‑generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.

What You’ll Be Doing:

The primary focus of the Physical Design Specialist (PDS) is to support the sale and adoption of Synopsys products to help customers achieve tangible and lasting performance improvements in the cost, quality, and development time for projects.

What You’ll Need:
  • Design Implementation experience should include ASIC design using industry‑standard tools (Placement, Optimization, CTS, Routing)
  • RTL to GDSII full flow experience or knowledge is preferable
  • Strong interest and understanding of Advanced Node & Design methodologies are required.
  • In‑depth Synopsys Back end tool (Logical and Physical Synthesis, AI methodologies, Timing Closure techniques, Macro Placement, Routing at advanced Node , Static Timing Analysis, including noise analysis) experience and knowledge are required.
  • Knowledge of several Clock Tree Synthesis methodologies like H‑Tree, MS‑CTS is preferred
  • Back end P&R tools (Fusion Compiler, ICC2, Innovus)
  • Excellent verbal and written presentation/communication skills are mandatory.
  • Customer sensitivity, the ability to multiplex many issues & set priorities, and the desire to help customers exploit new technologies are essential for success in the position.
Preferred Experience:
  • BSEE or equivalent, required with 7+ years of experience, or MSEE, or equivalent with 5+ years of experience.
  • Tool knowledge: front end Synthesis and back end PnR tools (Fusion Compiler, ICC2 , Design Compiler, Genus),
  • Tool knowledge: STA (Primetime, Tempus),
Rewards and Benefits:

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non‑monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal R&D Engineer-18061
Principal R&D Engineer-18061

Synopsys Inc • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Comprehensive health benefits
Financial security offerings
Principal R&D Engineer, 18023
Principal R&D Engineer, 18023

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 250,000
Physical Design Engineer (PnR)
Physical Design Engineer (PnR)

LanceSoft, Inc. • Sunnyvale (CA)

On-site
USD 120,000 - 180,000
Senior Technical Product Engineer - Place and Route
Senior Technical Product Engineer - Place and Route

Synopsys Inc • Sunnyvale (CA)

On-site
USD 100,000 - 150,000
Comprehensive health benefits
Wellness programs
Financial benefits
Senior Physical Design (PNR) Engineer
Senior Physical Design (PNR) Engineer

Eximietas Design • San Francisco (CA)

On-site
USD 180,000 - 260,000
Physical Design Engineer (PnR / PPA / Timing Closure)
Physical Design Engineer (PnR / PPA / Timing Closure)

Wipro • Mountain View (CA)

On-site
USD 45,000 - 121,000
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 126,000 - 234,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 126,000 - 234,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
R&D Engineering, Architect
R&D Engineering, Architect

Synopsys • Austin (TX)

On-site
USD 180,000 - 250,000
Sr Principal Application Engineer
Sr Principal Application Engineer

Cadence • San Jose (CA)

On-site
USD 143,000 - 267,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
+1