Pioneering RTL Design Methodology Engineer

Advanced Micro Devices

San Jose (CA)

On-site

USD 95,000 - 120,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive benefits package

Job summary

A leading technology company in San Jose seeks a Hardware Development Engineer for its RTL Design Methodology team. This role involves developing next-generation FPGA products and improving design methodologies and tools. Ideal candidates will have a strong background in logic design and programming experience in SystemVerilog or VHDL. The position emphasizes collaboration and continuous improvement in a dynamic engineering setting. This position offers a dynamic environment for an early-career engineer who enjoys solving complex problems.

Qualifications

  • Experience in logic design and static verification.
  • Background in RTL/logic design.
  • Programming skills are necessary in Perl, Python, or TCL.

Responsibilities

  • Guide and ramp up on RTL design and static verification tools.
  • Collaborate to improve front-end design methodologies.
  • Leverage AI systems to streamline workflows.

Skills

Logic design
Static verification
Problem-solving
Team collaboration

Education

Bachelor's degree in Electrical or Computer Engineering
Master’s or PhD degree

Tools

SystemVerilog
Verilog
VHDL
Perl
Python
TCL

Job description

A leading technology company in San Jose seeks a Hardware Development Engineer for its RTL Design Methodology team. This role involves developing next-generation FPGA products and improving design methodologies and tools. Ideal candidates will have a strong background in logic design and programming experience in SystemVerilog or VHDL. The position emphasizes collaboration and continuous improvement in a dynamic engineering setting. This position offers a dynamic environment for an early-career engineer who enjoys solving complex problems.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior RTL Design Engineer — High-Performance Silicon
Senior RTL Design Engineer — High-Performance Silicon

Fractile • Bristol (VA)

On-site
USD 100,000 - 130,000
FPGA Design Engineer: RTL, Interfaces & Bring-Up
FPGA Design Engineer: RTL, Interfaces & Bring-Up

CoreTek Labs • Irvine (CA)

On-site
USD 120,000 - 160,000
Staff RTL Engineer
Staff RTL Engineer

Oho Group • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior High-Speed SerDes RTL Design Engineer
Senior High-Speed SerDes RTL Design Engineer

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Medical, dental, and vision insurance
401(k) plan
Paid time off
Senior RTL Design Engineer — SoC & GPU
Senior RTL Design Engineer — SoC & GPU

Oho Group • San Jose (CA)

On-site
USD 130,000 - 160,000
RTL Design Engineer — Interconnect & Microarchitecture
RTL Design Engineer — Interconnect & Microarchitecture

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
RTL Design Engineer – Mixed-Signal ASICs & Silicon Bring-Up
RTL Design Engineer – Mixed-Signal ASICs & Silicon Bring-Up

Teradyne • Reading (MA)

On-site
USD 123,000 - 197,000
Comprehensive health benefits
Flexible Spending Accounts
Retirement savings plans
+1
Staff RTL Design Engineer for FPGA Prototypes in Memory
Staff RTL Design Engineer for FPGA Prototypes in Memory

Samsungsemiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks of paid time off
Medical/Dental/Vision/401k
Charitable giving match
+1
Senior FPGA Designer — Audio/Video IP & Bring‑up Lead
Senior FPGA Designer — Audio/Video IP & Bring‑up Lead

Cobalt Digital, Inc. • Santa Clara (CA)

On-site
USD 100,000 - 130,000
Lead RTL Design Engineer — Hybrid High-Performance ASICs
Lead RTL Design Engineer — Hybrid High-Performance ASICs

Cerebras Systems • Sunnyvale (CA)

Hybrid
USD 175,000 - 275,000
Job stability with startup vitality
Opportunity to work on cutting-edge AI research
Open-source research publication