Physical Design Lead, Static Timing Analysis

Google LLC; Sunnyvale (CA); On-site; USD 192,000 - 278,000; Full time

Benefits offered by this job

Equity

Bonus target

Benefits

Job summary

Google LLC in Sunnyvale, CA is seeking a Physical Design Lead focused on Static Timing Analysis to shape the timing closure for high‑performance AI/ML ASICs.

You will own timing constraint creation, margins, and ECOs, develop STA methodologies, and partner with RTL, DFT, and architecture teams to deliver reliable, scalable TPU silicon.

The role requires leading cross-functional timing efforts and influencing design strategies to meet aggressive performance targets.

Qualifications

• Requires at least a bachelor's degree in a related field or equivalent practical experience.
• 10 years in STA with 5 years in technical leadership.
• Experience achieving full-chip timing convergence and working with timing constraints (SDC).
• Experience with TCL for timing analysis, closure, parasitics, noise, or crosstalk.
• Experience with EDA tools such as PrimeTime, Tempus, Timevision, or STAR-RC.

Responsibilities

• Lead timing constraint creation, validation, and ECOs for complex ASICs.
• Drive STA methodology development and timing signoff processes.
• Develop flows around standard STA and parasitic extraction tools and automate where possible.
• Collaborate with RTL design, DFT, and architecture teams to meet cross-functional timing requirements.
• Guide cross-team efforts to ensure successful tape-out and silicon delivery.

Skills

Static Timing Analysis

Technical Leadership

Timing constraints (SDC)

Tcl scripting

EDA tools (PrimeTime/Tempus/Timevision

Education

Bachelor's degree in Electrical Engineering / Computer Engineering / Computer Science or related field

Master's degree (preferred)

Tools

PrimeTime

Tempus

Timevision

STAR-RC

Job description

Physical Design Lead, Static Timing Analysis

Share Physical Design Lead, Static Timing Analysis

corporate_fare Google place Sunnyvale, CA, USA

X In most instances, this position requires in‑person interviews as part of the hiring process.

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 10 years of experience in static timing analysis (STA), including 5 years of experience in a technical leadership capacity.
• Experience achieving full‑chip timing convergence and authoring, reviewing, or validating timing constraints (e.g., Synopsys Design Constraints (SDC)).
• Experience using tool command language (Tcl) commands for timing analysis, timing closure, parasitic extraction, noise glitch, or crosstalk.
• Experience using electronic design automation (EDA) tools (e.g., PrimeTime, Tempus, Timevision, or STAR‑RC).
• Experience analyzing cross‑chip clock distribution networks.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• 12 years of experience in the domain of static timing analysis and 5 years of experience in leading STA activities for SOC.
• Experience leading physical design or STA flow/methodology to successful tape‑outs and shipping silicon.
• Experience analyzing data trends, semiconductor device physics, SPICE simulation, and full‑chip static timing topics.
• Exceptional track record of on‑time STA sign‑off and delivery within physical design execution cycles.
• Drove full‑chip timing convergence, timing constraint validation, and complex timing ECO implementation and sign‑off.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting‑edge TPU (Tensor Processing Unit) technology that powers Google’s most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google’s TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML‑driven systems.

In this role, you will drive Static Timing Analysis (STA) in the physical implementation of Application‑specific integrated circuits (ASIC) using advanced technology nodes. You will lead timing margin derivation, constraint development and validation, and timing closure of large, complex high performance compute ASICs. You will develop static timing methodologies, margins, automation scripts, and write documentation. Additionally, you will work with architecture, logic design, and Design for testing (DFT) teams to fully implement cross‑functional design requirements.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We’re the driving force behind Google’s groundbreaking innovations, empowering the development of our cutting‑edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world‑leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job‑related skills, experience, and relevant education or training.

US: $192000 - $278000 (USD) + 20% bonus target + equity + benefits

Learn more about benefits at Google .

• Lead effort for timing constraint creation and validation, timing analysis and timing Engineering Change Order (ECO) creation, and final timing sign‑off for complex ASICs.
• Drive both static timing analysis methodology development and support, as well as chip implementation and timing signoff execution.
• Develop, support and execute implementation flows around industry‑standard static timing and parasitic extraction tools.
• Interface with the broader team to triage and resolve reported technical issues, escalating complex tool‑related problems to Electronic Design Automation (EDA) vendors and deliver timely and effective solutions.
• Lead collaboration with RTL design and DFT team for high quality integrations and timing constraints.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents‑to‑be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc. Alphabet Inc. is your sole contractual partner with respect to equity grants. GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement. They have no impact on statutory payments. Current or past grants do not confer an acquired right.