Physical Design Engineer Intern: Shape Next-Gen Silicon

Intel

Phoenix (AZ)

On-site

USD 90,000 - 122,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel in Folsom, CA is seeking a Physical Design Engineering Graduate Intern to contribute to silicon design and implementation.

You will work with a multidisciplinary team on synthesis, place-and-route, timing analysis, clocking, and power optimization to improve manufacturability and performance.

Pursuing a master's degree in electrical or computer engineering with knowledge of physical design flows will help you thrive in this learning-oriented role.

Qualifications

  • Pursuing a master's degree in electrical engineering, computer engineering, or related field.
  • 3+ months of experience with physical design tools and flows including design planning, floor planning, and STA.

Responsibilities

  • Support physical design implementation: synthesis, place-and-route, timing analysis, clocking, integration.
  • Assist in verification and signoff for manufacturability and performance compliance.
  • Collaborate with cross-functional teams to improve design scalability and automation.
  • Apply design optimization to improve power, performance, and area.
  • Perform floor planning and clock tree synthesis for robust designs.
  • Contribute to static timing analysis to meet timing constraints.
  • Explore low-power design and power reduction strategies.
  • Engage in continuous learning to support Intel's technology leadership.

Skills

Physical design tools
Timing analysis
Low-power design
Clock tree synthesis

Education

Master's degree in Electrical/Computer Engineering

Tools

Design planning tools
Floor planning tools
Static timing analysis tools

Job description

Intel in Folsom, CA is seeking a Physical Design Engineering Graduate Intern to contribute to silicon design and implementation.

You will work with a multidisciplinary team on synthesis, place-and-route, timing analysis, clocking, and power optimization to improve manufacturability and performance.

Pursuing a master's degree in electrical or computer engineering with knowledge of physical design flows will help you thrive in this learning-oriented role.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Physical Design Engineering Intern - On-Site Growth & Impact
Physical Design Engineering Intern - On-Site Growth & Impact

Intel • Folsom (CA)

On-site
USD 90,000 - 122,000
Graduate Silicon Physical Design Intern
Graduate Silicon Physical Design Intern

Intel Corporation • Phoenix (AZ)

On-site
USD 90,000 - 122,000
Physical Design Engineering Graduate Intern
Physical Design Engineering Graduate Intern

Intel Corporation • Folsom (CA)

On-site
USD 90,000 - 122,000
Competitive pay
Stock bonuses
Health benefits
Silicon Physical Design Intern: Floorplanning & Low-Power
Silicon Physical Design Intern: Floorplanning & Low-Power

Intel Corporation • Folsom (CA)

On-site
USD 90,000 - 122,000
Competitive pay
Stock bonuses
Health benefits
Physical Design Engineering Graduate Intern
Physical Design Engineering Graduate Intern

Intel • Folsom (CA)

On-site
USD 90,000 - 122,000
Physical Design Engineering Graduate Intern
Physical Design Engineering Graduate Intern

Intel • Phoenix (AZ)

On-site
USD 90,000 - 122,000
Physical Design Engineering Graduate Intern
Physical Design Engineering Graduate Intern

Intel Corporation • Phoenix (AZ)

On-site
USD 90,000 - 122,000
Physical Design Intern - CPU/AI Silicon
Physical Design Intern - CPU/AI Silicon

Austin Community College • Santa Clara (CA)

On-site
USD 68,880 - 96,432
Highly competitive compensation package
Benefits
Equal opportunity employer
Silicon Design Intern: Physical Design & RTL
Silicon Design Intern: Physical Design & RTL

Etched.ai, Inc. • San Jose (CA)

On-site
12-week paid internship
Generous housing support
Daily lunch and dinner in the office
Physical Design Intern: End-to-End Silicon Flow (Onsite)
Physical Design Intern: End-to-End Silicon Flow (Onsite)

Wayne State University • Santa Clara (CA)

On-site
USD 68,880 - 96,432
Highly competitive compensation package
Benefits
Equal opportunity employer