Physical Design Engineer - Block Level, Subsystem Implementation

Doist; San Jose (CA); On-site; USD 160,000 - 230,000; Full time

Benefits offered by this job

Medical, dental, and vision packages

Housing subsidy

Relocation support

Lunch in office

Unlimited compute budget

Job summary

Etched is building a new category of AI hardware focused on frontier inference clusters. We seek a Physical Design Engineer to own block-level implementation from synthesis through GDSII, driving timing and power in a fast-paced, in-person San Jose environment.

You will collaborate with RTL designers, optimize PPA, and supervise external crews to deliver high-quality blocks that integrate into the top-level design. This role emphasizes hands-on flow mastery and rapid iteration.

Qualifications

• 5+ years of physical design experience (PD) in semiconductor back-end flows.
• Experience with block-level implementation including floorplanning, placement, CTS, routing, and sign-off.
• Proficient in using P&R and sign-off tools for timing and power.
• Scripting ability in Tcl and Python for flow automation.
• Strong collaboration with RTL teams and feedback on PPA improvements.

Responsibilities

• Own block-level and/or subsystem physical design end to end, including floorplanning, synthesis, placement, clock tree synthesis, and routing through GDSII.
• Drive block-level timing closure across all corners and modes, including constraint development, STA debug, and functional and timing ECO implementation.
• Close block-level signoff across EM, IR drop, RC extraction and correlation, and physical verification (DRC, LVS, antenna).
• Generate abstracts, views, and timing budgets for clean hierarchical integration of your blocks into the top level.
• Collaborate with RTL Designers and provide Physical Design feedback to improve PPA.
• Continuously improve the PPA of owned blocks and contribute learnings back into the shared RTL-to-GDSII flow.
• Supervise physical design work outsourced to 3rd party services and be accountable for the quality and closure of delivered blocks.

Skills

Block-level PD

Timing closure

Scripting (Tcl/Python)

Floorplanning

RTL feedback to PD

Education

Bachelor's degree in Electrical Engineering or related field

Tools

Cadence Innovus

Cadence Genus

Synopsys Fusion Compiler

PrimeTime

Tempus

Voltus

Job description

# Physical Design Engineer - Block Level, Subsystem ImplementationEtched • • • 4h agoSave this role or tell us whether you want more jobs like it.**About Etched**Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on **inference**. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.**Job Summary**Etched is building a new category of AI hardware: frontier inference clusters. As a Physical Design Engineer, you will own block-level implementation from synthesis through GDSII sign-off. You will drive Block-level & Subsystem PPA Optimization, and collaborate closely with RTL designers to provide actionable feedback, ensuring we iterate at unprecedented speeds to bring our products to market.**Key Responsibilities*** Own block-level and/or subsystem physical design end to end, including floorplanning, synthesis, placement, clock tree synthesis, and routing through GDSII.* Drive block-level timing closure across all corners and modes, including constraint development, STA debug, and functional and timing ECO implementation.* Close block-level signoff across EM, IR drop, RC extraction and correlation, and physical verification (DRC, LVS, antenna).* Generate abstracts, views, and timing budgets for clean hierarchical integration of your blocks into the top level.* Collaborate with RTL Designers and provide Physical Design feedback to improve PPA.* Continuously improve the PPA of owned blocks and contribute learnings back into the shared RTL-to-GDSII flow.* Supervise physical design work outsourced to 3rd party services and be accountable for the quality and closure of delivered blocks.**You may be a good fit if you have*** 5-10+ years of previous experience with PD* Tools, flow, and design methodology from RTL synthesis to GDSII sign-off* Experience with back-end design and timing closure on advanced process nodes (5nm and below)* Experience with Cadence (Innovus, Genus) or Synopsys (Fusion Compiler) automated RTL-to-GDSII flows* Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)* Experience with UPF-based low power design methodology, power verification, synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS, routing, IR drop, and EM/antenna analysis* Scripting ability in Tcl, Python, or Perl for flow automation and debug* Deeply creative and able to think from first principles**Strong candidates may also have experience with*** Familiarity with modern ML and LLM model architectures* Ability to program with Python or another scripting language* Familiarity with AI tools for programming/coding* Startup experience or comfort working in fast-paced environments**Benefits*** Medical, dental, and vision packages with generous premium coverage* $500 per month credit for waiving medical benefits* Housing subsidy of $2k per month for those living within walking distance of the office* Relocation support for those moving to San Jose (Santana Row)* Various wellness benefits covering fitness, mental health, and more* Daily lunch and dinner in our office* Unlimited compute budget subject to ROI justification**How we’re different**Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.