On/Off-Chip SI/PI Engineer

SK hynix America

San Jose (CA)

On-site

USD 150,000 - 320,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Paid time off (PTO)
Paid parental leave
401k Matching
Education reimbursement up to $10,000
Donation Matching
Free Breakfast/Lunch/Dinner

Job summary

SK hynix America in San Jose, CA seeks an On/Off-Chip SI/PI Engineer to serve as a technical liaison between HQ engineering and U.S.-based customers. You will perform hands-on signal and power integrity analyses to address HBM challenges and help develop advanced memory architectures for future DRAM products.

The role requires a BS or higher in Electrical Engineering with 3+ years of SI/PI experience or a related MS/PhD.

Qualifications

  • BS in Electrical Engineering or related field with 3+ years in SI/PI engineering or MS/PhD with relevant focus.
  • Understanding of 2.5D/3D IC architectures, modeling and operations.
  • Hands-on SI/PI analysis including on-/off-chip PDN and high-speed channel analysis.
  • Proficiency with SI/PI tools: HFSS, SIwave, Sigrity, ADS, HSPICE, etc.

Responsibilities

  • Strengthen SI/PI capabilities for HBM, next-generation DRAM, and beyond.
  • Drive system-level co-optimization beyond standalone DRAM design.
  • Build deep technical partnerships with U.S.-based customers.
  • Improve competitiveness through close engagement with customers in the U.S.
  • Perform on-chip and off-chip SI/PI design and analysis for HBM and next-generation DRAM products.
  • Verify system-level SI/PI robustness through integrated modeling and 3D electromagnetic analysis
  • Analyze root causes of SI/PI issues and establish improvement plans.
  • Participate in technical engagements with key customers.
  • Leverage understanding of DRAM on-chip architecture and its electrical characteristics.

Skills

SI/PI analysis
High-speed signaling
Electromagnetics
2.5D/3D IC architectures
PDN/topology review

Education

Bachelor's degree in Electrical Engineering or related field
MS/Ph.D. in related field

Tools

HFSS
SIwave
Sigrity
ADS
HSPICE
Allegro Design/APD

Job description

Job Title: On/Off-Chip SI/PI Engineer
Office Location: San Jose, CA
Job Type: Full-Time
Work Model: Onsite
About SK hynix America
At SK hynix America, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK hynix America, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.

Job Summary:

This role serves as a critical technical liaison between HQ engineering teams and key U.S.-based customers, providing hands-on SI/PI analysis to resolve immediate HBM challenges. The position involves executing detailed signal and power integrity analyses while contributing to the development of advanced architectures for future HBM and DRAM products. By fostering deep technical partnerships, the successful candidate will ensure timely issue resolution and drive product optimization through close customer collaboration.

Responsibilities:
  • Strengthen SI/PI capabilities for HBM, next-generation DRAM, and beyond.
  • Drive system-level co-optimization beyond standalone DRAM design.
  • Build deep technical partnerships with U.S.-based customers.
  • Improve competitiveness through close engagement with customers in the U.S.
  • Perform on-chip and off-chip SI/PI design and analysis for HBM and next-generation DRAM products.
  • Verify system-level SI/PI robustness through integrated modeling and 3D electromagnetic analysis
  • Analyze root causes of SI/PI issues and establish improvement plans.
  • Participate in technical engagements with key customers.
  • Leverage understanding of DRAM on-chip architecture and its electrical characteristics.
Qualifications:
  • BS in Electrical Engineering or a related field with 3+ years of relevant experience in SI/PI engineering, or MS/Ph.D with a focus on signal/power integrity, high-speed signaling, electromagnetics, RF/microwave engineering, or a related field.
  • Understanding of 2.5D/3D IC architectures, modeling and operations.
  • Hands-on experience in SI/PI analysis, including on-/off-chip PDN and high-speed channel analysis.
  • Proficiency with SI/PI simulation and analysis tools (HFSS, SIwave, Sigrity, ADS, HSPICE, etc.).
  • Experience with package/PCB layout review tools (Allegro Design/APD, etc.) and AI-assisted analysis and automation skills are a plus.
  • Top Tier health insurance at no employee cost
  • Paid day offs: PTO + Company Holidays + Happy Fridays
  • Paid Parental Leave Program
  • 401k Matching
  • Educational reimbursement up to $10,000 per yearfor job-related higher education degree
  • Donation Matching and volunteering opportunities
  • Free Breakfast/Lunch/Dinner provided to employees

SKHYA is an Equal Employment Opportunity Employer. We provide equal employment opportunities to all qualified applicants and employees and prohibit discrimination and harassment of any type without regard to race, sex, pregnancy, sexual orientation, religion, age, gender identity, national origin, color, protected veteran or disability status, genetic information or any other status protected under federal, state, or local applicable laws.

Compensation:

Our compensation reflects the cost of labor across several U.S. geographic markets, and we pay differently based on those defined markets. Pay within the provided range varies by work location and may also depend on job-related skills and experience. Your Recruiter can share more about the specific salary range for the job location during the hiring process.

Pay Range

$150,000 - $320,000 USD

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

On/Off-Chip SI/PI Engineer
On/Off-Chip SI/PI Engineer

Socket.dev • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO + holidays
Parental leave
+5
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO & holidays
Parental leave
+5
HBM Architect
HBM Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Top Tier health insurance
Paid time off & company holidays
401k Matching
+4
Principal Engineer, HBM Field Application
Principal Engineer, HBM Field Application

SK hynix America • San Jose (CA)

On-site
USD 190,000 - 230,000
Top-tier health insurance
401k matching
Paid time off & holidays
+4
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance
PTO + Holidays + Happy Fridays
Parental Leave Program
+5
HBM Architect
HBM Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Health insurance
PTO and holidays
Parental leave
+3
HBM SI/PI Engineer — On/Off-Chip, San Jose
HBM SI/PI Engineer — On/Off-Chip, San Jose

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
Paid time off (PTO)
Paid parental leave
+4
Technical Marketing Engineer/Manager
Technical Marketing Engineer/Manager

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 160,000
Top Tier health insurance
Paid time off & holidays
401k matching
+5
Technical Marketing Engineer
Technical Marketing Engineer

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 160,000
Top Tier health insurance
Paid time off
401k Matching
+5
Analog/Mixed-Signal Circuit Design Engineer
Analog/Mixed-Signal Circuit Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 145,000 - 170,000
Top Tier health insurance at no employee cost
Paid time off: PTO + Company Holidays + Happy Fridays
Paid Parental Leave Program
+4