Mixed-Signal Verification Engineer

Apple Inc.

San Francisco (CA)

On-site

USD 129,300 - 225,300

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical and dental coverage
Employee stock programs
Tuition reimbursement
Relocation assistance

Job summary

Apple Inc. in the San Francisco Bay Area is seeking a Mixed-Signal Design Verification Engineer to verify RF and mixed-signal blocks within a wireless SoC.

You will collaborate with analog/RF, digital DV, and system teams to develop best-in-class verification methodologies and ensure silicon correctness. Join a world-class, vertically integrated team driving energy-efficient wireless silicon design and tapeout-ready verification methodologies that accelerate product timelines and scale to

Qualifications

  • Minimum bachelor’s degree in a related field.
  • 2+ years of hands-on mixed-signal verification experience.
  • Experience with RF/Mixed-Signal blocks and SOCs.
  • Expertise building mixed-signal testbenches in SystemVerilog.
  • Experience with UVM and HDL verification.
  • Familiarity with UPF is a plus.

Responsibilities

  • Review specifications, extract features, define and execute verification plan
  • Develop top/block level Mixed Signal and Digital testbench and generate tests in a UVM framework
  • Build and reuse monitors, and checkers for RF/Mixed‑Signal blocks
  • Debug failures, fix testbench/model/checker issues, manage bug tracking, and analyze and close coverage
  • Write scripts for automation of flow
  • Improve Mixed Signal verification methodology with novel ideas and leveraging AI

Skills

SystemVerilog
UVM
Verilog
Python
Matlab
Problem solving
RF/Mixed-Signal knowledge

Education

Bachelor's degree

Tools

Virtuoso Composer
ADE
HED

Job description

San Francisco Bay Area, California, United States Hardware

Come join Apple’s growing wireless silicon development team. Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy efficient design and new technologies that transform the user experience at the product level. All of which is driven by a world‑class vertically integrated engineering team, spanning RF/Analog architecture and design, Systems/PHY/MAC architecture and design, VLSI/RTL design and integration, Emulation, Design Verification, Test and Validation and FW/SW engineering.

Description

In this highly visible role, you will be at the center of a wireless Mixed‑Signal silicon design group, with a critical impact on getting innovative and functional products to hundreds of millions of customers quickly. As a Mixed Signal Design Verification Engineer, you will be responsible for the verification of RF and mixed‑signal blocks and their interfaces within the wireless SoC. You will interact with the analog/RF design team, digital DV team digital design team, and wireless system team to develop best‑in‑class verification methodologies that ensure silicon‑correct functionality with optimal coverage and time‑to‑tapeout trade‑off.

Responsibilities
  • Review specifications, extract features, define and execute verification plan
  • Develop top/block level Mixed Signal and Digital testbench and generate tests in a UVM framework
  • Build and reuse monitors, and checkers for RF/Mixed‑Signal blocks
  • Debug failures, fix testbench/model/checker issues, manage bug tracking, and analyze and close coverage
  • Write scripts for automation of flow
  • Improve Mixed Signal verification methodology with novel ideas and leveraging AI
Minimum Qualifications
  • Minimum requirement of a bachelors degree
  • 2+ years of hands‑on experience in Mixed‑Signal verification
  • Industry verification experience with RF/Mixed‑Signal blocks and SOCs
  • Expertise building Mixed‑Signal testbenches, checkers and tests using System Verilog
  • Experience in UVM methodology and HDL (System Verilog, Verilog) for verification
  • Strong verification skills in problem solving, testing, and debugging
  • Understanding of common analog/RF blocks
  • Experience with UPF, Python or Matlab a huge plus
  • Experience with Virtuoso Composer, ADE, and HED also a plus
Preferred Qualifications
  • Bachelor degree in technical disciplines with 2+ years of relevant industry experience.
  • Expertise creating and using real‑numbered analog behavioral models in System Verilog a plus.
  • Ability to work well in a team and be productive under aggressive schedule
  • Excellent communication skills, self‑motivation/organization and the desire to take diverse challenges.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $225,300, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Mixed-Signal Verification Engineer
Mixed-Signal Verification Engineer

Apple • San Diego (CA)

On-site
USD 120,000 - 182,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock options
+1
Wireless Design Verification Engineer
Wireless Design Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,000 - 225,000
Wireless Design Verification Engineer
Wireless Design Verification Engineer

Apple Inc. • Waltham (MA)

On-site
USD 184,000 - 325,000
Medical coverage
Stock programs
Tuition reimbursement
+1
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 184,000 - 325,000
Medical coverage
Dental coverage
Retirement benefits
+2
Wireless Design Verification Engineer
Wireless Design Verification Engineer

Apple Inc. • California (MO)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+1
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 185,000 - 325,000
Employee stock plan
RSU awards
Employee Stock Purchase Plan
+6
Wireless Design Verification Engineer
Wireless Design Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 226,000
Medical and dental coverage
Stock programs
Relocation assistance
+1
Digital Mixed Signal Modeling Engineer
Digital Mixed Signal Modeling Engineer

Apple • Beaverton (OR)

On-site
USD 147,000 - 273,000
Comprehensive medical and dental coverage
Retirement benefits
Educational reimbursement
+1
RF/Analog Mixed Signal Design Engineer
RF/Analog Mixed Signal Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 226,000
PHY Design Verification Engineer
PHY Design Verification Engineer

Apple Inc. • San Francisco (CA)

On-site
USD 129,000 - 225,000