Mixed Signal Design Verification Engineer

Intel Corporation

Austin (TX)

Hybrid

USD 122,000 - 200,000

Full time

8 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Intel Corporation is seeking an experienced Verification Engineer to contribute to the verification of mixed-signal components and IPs in power delivery projects.

The role involves developing verification plans, test benches, running system simulations, and collaborating with digital and analog teams to meet performance and power goals. The ideal candidate has strong VHDL/Verilog skills, UVM-based testbenches, and a track record in pre-silicon verification.

Qualifications

  • Digital logic experience required.
  • Proficiency in VHDL/Verilog/SystemVerilog and testbench development (OVM/UVM).
  • Strong debugging skills for pre-silicon verification.

Responsibilities

  • Performs functional verification of mixed-signal components to ensure specs.
  • Develops IP verification plans, test benches, and the verification environment.
  • Executes verification plans; runs system simulations to verify design, power, and timing.
  • Replicates, root-causes, and debugs issues in presilicon tests.
  • Finds and implements fixes for failing tests.
  • Collaborates with architects and RTL/ physical design teams to meet goals.
  • Documents test plans and leads plan reviews with teams.
  • Maintains and improves verification infrastructure and methods.

Skills

Digital logic
VHDL/Verilog/SystemVerilog
Testbench (OVM/UVM)
Design debugging

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Job description

Job Details

Job Description: Intel is a global leader in technology innovation, dedicated to creating products that transform industries and improve lives worldwide. We design and manufacture advanced silicon solutions that power the digital world. Our commitment to excellence drives us to push the boundaries of technology and deliver cutting-edge solutions that meet the needs of our customers. If you are passionate about innovation and eager to contribute to transformative projects, Intel is the place for you.

Join us at Intel and be a part of a team that is shaping the future of power delivery technology.

The role’s responsibilities include but are not limited to:
  • Performs functional verification of mixed signal logic components, including analog behavioral modeling, to ensure design will meet specification requirements.
  • Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to mixed signal microarchitecture specifications.
  • Executes verification plans and defines and runs system simulation models to verify the design, analyze power and timing, and uncover bugs.
  • Replicates, root causes, and debugs issues in the presilicon environment.
  • Finds and implements corrective measures to resolve failing tests.
  • Collaborates with digital and analog architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features and to meet functional, performance, and power goals.
  • Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
  • Maintains and improves existing functional verification infrastructure and methodology.
Qualifications

You must possess the minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of experience - OR -
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 2+ years of experience

All years of experience must be directly applied in the following technical areas:

  • Digital logic experience.
  • VHDL/Verilog/System Verilog.
  • Testbench component development (preferably in OVM/UVM), and design debugging skills.
Preferred Qualifications
  • 7+ years of related experience
  • Analog debug skills
  • Real number (current, voltage) simulation modeling and debug skills

Relevant experience can be obtained through schoolwork, classes, and project work, internships, military training and/or work experience.

Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location:

US, Oregon, Hillsboro

Additional Locations:

US, Texas, Austin

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range for jobs which could be performed in the US: $122,440.00 - 200,340.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mixed Signal Design Verification Engineer
Mixed Signal Design Verification Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 200,000
Hybrid work model
Competitive pay
Stock bonuses
+3
IP Design Verification Engineer
IP Design Verification Engineer

Intel • Hillsboro (OR)

Hybrid
USD 106,000 - 200,000
Stock bonuses
Health insurance
Retirement plan
+1
SoC Verification Engineer
SoC Verification Engineer

Intel • Santa Clara (CA)

Hybrid
USD 142,000 - 200,000
SoC Verification Engineer
SoC Verification Engineer

Intel • Hillsboro (OR)

Hybrid
USD 142,000 - 200,000
SoC Verification Engineer
SoC Verification Engineer

Intel • Folsom (CA)

Hybrid
USD 142,000 - 200,000
SoC Verification Engineer
SoC Verification Engineer

Intel • Austin (TX)

Hybrid
USD 142,000 - 200,000
•AI/ML CAD Engineer, RTL & Design Verification
•AI/ML CAD Engineer, RTL & Design Verification

Intel Corporation • Austin (TX)

Hybrid
USD 122,000 - 232,000
Health insurance
Stock bonuses
Retirement plan
•AI/ML CAD Engineer, RTL & Design Verification
•AI/ML CAD Engineer, RTL & Design Verification

Intel • Austin (TX)

Hybrid
USD 122,000 - 232,000
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2
Design Verification Engineer
Design Verification Engineer

Intel • Santa Clara (CA)

On-site
USD 106,000 - 149,000