Microarchitecture and Design Engineer - AI SoC

Intel Corporation

Santa Clara (CA)

Hybrid

USD 106,000 - 173,000

Full time

48 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health benefits
Retirement plans
Vacation

Job summary

Intel in Santa Clara, CA is hiring an engineer to join the AI SoC team focused on logic design, RTL coding, and verification for next-generation silicon products. You will work on architecture, timing, power, and security aspects across IP integration and SoC handoff.

This is a college-grad role with hybrid work in the US. The candidate will contribute to formal verification plans, collaborate with IP providers, and ensure robust design through RTL test failures resolution and performance

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 1+ years of hands-on experience in logic design, RTL coding, and simulation.
  • Or a Master's degree in Electrical Engineering, Computer Engineering, or related field with no prior professional experience.
  • Proficiency in RTL coding languages such as Verilog or VHDL.
  • Familiarity with synthesis, timing analysis, and power optimization tools.
  • Knowledge of design principles for SoCs and IP integration.

Responsibilities

  • Develop logic design, RTL coding, and simulation for SoC designs.
  • Define and implement architecture and microarchitecture features for logic blocks.
  • Perform quality checks across RTL, timing, power, and design integrity to meet performance goals.
  • Optimize RTL logic to ensure compliance with power, performance, area, and timing targets.
  • Collaborate with IP providers to integrate and validate IPs at the SoC level.
  • Review and contribute to verification plans and ensure design features are comprehensively tested.
  • Identify and resolve RTL test failures to ensure feature correctness.
  • Employ secure development practices to address security objectives and threats in the design.
  • Drive quality assurance compliance for seamless IP and SoC handoff throughout the design flow.

Skills

RTL coding
Verilog
VHDL
Synthesis tools
Timing analysis
Power optimization
SoC design
IP integration
Communication

Education

Bachelor's or Master's in Electrical/Computer Engineering

Tools

EDA tools

Job description

## Job Description:The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.Join Intel's AI Revolution Intel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware. This role is at the heart of Intel's product development process, combining technical expertise, creative problem-solving, and disciplined execution. By joining our team, you will contribute to the design and development of next-generation technologies that power the future of computing, enabling transformative experiences for billions of users worldwide. This is your opportunity to work alongside some of the brightest minds in the industry, leveraging innovative methodologies to overcome challenging design problems and shaping the future of technology. **Key Responsibilities**: Develop logic design, RTL coding, and simulation for SoC designs. Define and implement architecture and microarchitecture features for logic blocks. Perform quality checks across RTL, timing, power, and design integrity to meet performance goals. Optimize RTL logic to ensure compliance with power, performance, area, and timing targets. Collaborate with IP providers to integrate and validate IPs at the SoC level. Review and contribute to verification plans and ensure design features are comprehensively tested. Identify and resolve RTL test failures to ensure feature correctness. Employ secure development practices to address security objectives and threats in the design. Drive quality assurance compliance for seamless IP and SoC handoff throughout the design flow.## **Qualifications:**You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences. **Minimum Qualifications:** Bachelor's degree in Electrical Engineering, Computer Engineering, or related field with 1+ years of hands-on experience in logic design, RTL coding, and simulation, with demonstrated skills gained through internships, academic projects, coursework, or hands-on training OR a Master's degree in Electrical Engineering, Computer Engineering, or related field with no prior professional experience.Proficiency in RTL coding languages such as Verilog or VHDL. Familiarity with logic design tools and methodologies for synthesis, timing analysis, and power optimization. Knowledge of design principles for SoCs and IP integration. **Preferred Qualifications:** Strong analytical and problem-solving skills with a keen eye for detail. Effective communication and collaboration skills for cross-functional teamwork. Interest in contributing to secure design practices and quality assurance processes.Your expertise will support Intel's leadership in innovation and technology. Take the next step in your career journey by applying today.## Job Type:College Grad## Shift:Shift 1 (United States of America)## Primary Location:US, California, Santa Clara## Additional Locations:US, California, Folsom## Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.## ## Position of TrustN/A## BenefitsWe offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.Annual Salary Range for jobs which could be performed in the US: $105,650.00-172,860.00 USDThe range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.**Work Model for this Role**This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. \\* Job posting details (such as work model, location or time type) are subject to change.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Microarchitecture and Design Engineer - AI SoC
Microarchitecture and Design Engineer - AI SoC

Intel Corporation • Folsom (CA)

On-site
USD 164,000 - 312,000
Stock bonuses
Health benefits
Vacation
RTL Design Engineer
RTL Design Engineer

Intel Corporation • Austin (TX)

Hybrid
USD 91,000 - 173,000
14 paid holidays per calendar year
3 weeks of paid vacation
4-week paid sabbatical every four
+2
CPU RTL Design Engineer
CPU RTL Design Engineer

Intel Corporation • Phoenix (AZ)

Hybrid
USD 106,000 - 200,000
Stock bonus
Health insurance
Retirement plan
+1
Silicon SoC Architect
Silicon SoC Architect

Intel Corporation • Santa Clara (CA)

Hybrid
USD 221,000 - 361,000
AI GPU Cache Designer
AI GPU Cache Designer

Intel Corporation • Folsom (CA)

On-site
USD 221,000 - 312,000
Senior Logic Design Engineer
Senior Logic Design Engineer

BlackCube Labs • Colorado

On-site
USD 164,470 - 232,190
Competitive pay
Stock bonuses
Health benefits
+2
AI GPU Cache Designer
AI GPU Cache Designer

Intel Corporation • Santa Clara (CA)

On-site
USD 221,000 - 312,000
RTL Design Engineer
RTL Design Engineer

Intel • Austin (TX)

Hybrid
USD 91,000 - 173,000
Health benefits
Stock purchase plan
Hybrid work model
RTL Design Engineer
RTL Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks vacation
Sabbatical every 4 years
+2
RTL Design Engineer
RTL Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 91,000 - 173,000
14 paid holidays
3 weeks paid vacation
4-week sabbatical every four years
+2