AI GPU Cache Designer

Intel Corporation; Santa Clara (CA); On-site; USD 221,000 - 312,000; Full time

Job summary

Intel is seeking a SoC Cache Design Engineer to drive cache subsystem design for AI SoCs. You will lead microarchitecture, RTL coding, and verification to deliver high‑quality, power‑aware cache designs for Intel's AI hardware solutions.

Responsibilities include defining microarchitecture, RTL implementation, and collaboration with verification and physical design teams. Requires extensive RTL experience and expertise in AXI/AHB protocols, with on-site work in Santa Clara, CA.

Qualifications

• 12+ years of RTL design experience for ASIC/SoC development.
• Advanced proficiency in Verilog and SystemVerilog.
• Experience with AXI/AHB bus protocols and embedded processor architectures.
• Ability to address clock domain crossings, power optimization, and timing closure.
• Scripting in Python or TCL for automation and design flow customization.

Responsibilities

• Evaluate architectural trade-offs to align design features with performance targets, power constraints, and system limitations.
• Define and document microarchitecture specifications for complex SoC IP blocks, implement RTL in Verilog/SystemVerilog, and deliver synthesis- and timing-clean designs.
• Collaborate with verification teams to ensure comprehensive validation and coverage of all design aspects.
• Develop and maintain timing constraints for IP blocks, supporting physical design teams in synthesis, timing closure, and formal equivalence checks.
• Lead silicon bring-up efforts, including post-silicon validation, debug, and performance analysis.
• Mentor junior engineers and contribute to advancing best practices for design methodology and quality assurance.

Skills

RTL design

Verilog/SystemVerilog

AXI/AHB

Embedded processor architectures

Python

TCL

SoC integration

Education

Bachelor's degree in Electrical/Computer Engineering

Master's degree in relevant field

PhD in relevant field

Tools

VCS

Questa

IES

Spyglass

Vivado

Quartus II

Job description

The Role and Impact

As a SoC Cache Design Engineer, you will play a pivotal role in developing cutting‑edge Cache subsystem design for Intel's AI SoCs. You will drive the micro architecture, register transfer level (RTL) coding, subsystem integration, and simulation processes to deliver high‑quality, fully verified Cache that meet power, performance, and area targets. Your work will directly contribute to Intel's groundbreaking AI hardware solutions, ensuring they meet the rigorous demands of modern applications.

Business group Intel's AI SoC organization is at the forefront of developing innovative products that power AI applications across diverse domains. From edge devices to data centre accelerators, our team focuses on delivering high‑performance, efficient, and scalable hardware solutions. As part of this group, you will collaborate with world‑class engineers to advance Intel's leadership in AI hardware development and help shape the future of intelligent computing.

Key Responsibilities

• Evaluate architectural trade‑offs to align design features with performance targets, power constraints, and system limitations.


• Define and document microarchitecture specifications for complex SoC IP blocks, implement RTL in Verilog/SystemVerilog, and deliver synthesis‑ and timing‑clean designs.


• Collaborate closely with verification teams to ensure comprehensive validation and coverage of all design aspects.


• Develop and maintain timing constraints for IP blocks, supporting physical design teams in synthesis, timing closure, and formal equivalence checks.


• Lead silicon bring‑up efforts, including post‑silicon validation, debug, and performance analysis.


• Mentor junior engineers and contribute to advancing best practices for design methodology and quality assurance.

Minimum Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field, with 12+ years of experience in RTL design for ASIC/SoC development; OR Master's degree in relevant field with 8+ years of experience; OR PhD in relevant field with 6+ years of experience.


• Advanced proficiency in RTL design using Verilog/SystemVerilog and hands‑on experience in SoC system integration.


• Expertise in standard bus protocols (AXI, AHB) and embedded processor architectures.


• Demonstrated ability to address design challenges, including clock domain crossings, power optimization, and timing closure.


• Proficiency in scripting languages (e.g., Python, TCL) for automation and design flow customization.

Preferred Qualifications

• Strong knowledge of high‑speed and low‑power design techniques.


• Familiarity with industry‑standard EDA tools such as HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools (Xilinx Vivado, Altera Quartus II).


• Experience in SoC multicore CPU subsystem design and GPU cache development.


• Collaborative mindset and leadership skills, with a passion for innovation and solving complex technical challenges.

Job Type and Working Details

Job Type: Experienced Hire

Shift: Shift 1 (United States of America)

Primary Location: US, California, Santa Clara

Additional Locations: US, California, Folsom, US, Oregon, Hillsboro, US, Texas, Austin

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job‑related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Additional Information

Work Model for this Role: This role will require an on‑site presence.

Job posting details (such as work model, location or time type) are subject to change.

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.