Memory Electrical Validation Engineer

Intel Corporation

Hillsboro (OR)

On-site

USD 122,000 - 232,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Intel Corporation in Hillsboro, Oregon, is seeking a Memory Electrical Validation Engineer to validate memory IO interfaces and ensure robust, high-performance memory subsystems for flagship CPUs. You will define validation strategies, analyze margins, and collaborate with cross-disciplinary teams to drive memory reliability and product quality.

Qualifications include 4+ years in electrical engineering or a related field at the Bachelor's level, with strong memory validation, SI, and

Qualifications

  • Bachelor's degree with 4+ years of experience in electrical engineering or related field.
  • Master's degree with 3+ years of experience in electrical engineering or related field.
  • PhD and 1+ years' experience in Electrical Engineering or related field.
  • 3+ years of experience memory electrical validation, including signal integrity and margin validation (SIV/SMV).
  • 3+ years of experience in memory physical design or mixed signal IP electrical validation.
  • 3+ years of experience in analog and mixed signal fundamentals, electrical calibration methodology, and memory validation/debug processes.

Responsibilities

  • Define electrical validation strategies for memory IO interfaces to achieve optimized performance and meet production goals.
  • Validate circuit analog performance, electrical signal integrity compliance, and system-level margin for stable operation and production targets.
  • Develop and optimize Memory Reference Code (MRC) requirements, analyzing and refining MRC steps and values for margin and quality improvements.
  • Design and execute validation procedures, infrastructure, and systems margin analysis.
  • Debug electrical design features, identifying root causes and resolving functional and triage failures.
  • Drive DOEs to root cause working with circuit and logic design teams.
  • Test interactions between electrical design elements using validation infrastructure.
  • Collaborate with architecture, design, and pre-silicon verification teams to ensure robust validation of IO architectures.

Skills

Memory electrical validation
Signal integrity
Memory physical design
Analog and mixed-signal fundamentals
Electrical calibration methodology

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering or related field

Job description

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

Life at Intel

Join Intel's Memory Validation Team as a Memory Electrical Validation Engineer, where you'll be at the forefront of cutting-edge memory technologies embedded in mobile and desktop CPU products. This role is pivotal in ensuring optimized electrical performance, compliance with industry standards, and system-level reliability for Intel's leading products. Your contributions will directly impact product quality and production success, driving Intel's innovation in memory interfaces and subsystems. Collaborate with multidisciplinary teams to define validation strategies, solve complex challenges, and deliver high-performing memory solutions that shape the future of technology.

Key Responsibilities
  • Define electrical validation strategies for memory IO interfaces to achieve optimized performance and meet production goals.
  • Validate circuit analog performance, electrical signal integrity compliance, and system-level margin for stable operation and production targets.
  • Develop and optimize Memory Reference Code (MRC) requirements, analyzing and refining MRC steps and values for margin and quality improvements.
  • Design and execute validation procedures, infrastructure, and systems margin analysis.
  • Debug electrical design features, identifying root causes and resolving functional and triage failures.
  • Drive DOEs to root cause working with circuit and logic design teams.
  • Test interactions between electrical design elements using validation infrastructure.
  • Collaborate with architecture, design, and pre-silicon verification teams to ensure robust validation of IO architectures.
Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications
  • Bachelor's degree with 4+ years of experience
  • Master's degree with 3+ years of experience
  • PhD and 1+ years' of experience in Electrical Engineering or a related field
  • Experience in 1 or more of the following areas:
  • 3+ years of experience Memory electrical validation, including signal integrity and signal margin validation (SIV/SMV).
  • 3+ years of experience in Memory physical design or Mixed signal IP electrical validation.
  • 3+ years of experience analog and mixed signal fundamentals, electrical calibration methodology, and memory validation/debug processes.
Preferred Qualifications
  • 5+ years of experience in high-speed mixed signal design, high-speed IO electrical validation, or signal integrity analysis.
  • Familiarity with memory technologies such as DDR5 and LP5 Functional knowledge of Memory Reference Code (MRC) FW components for debug pathfinding to root cause.
  • Experience in technical leadership or team collaboration roles.
Benefits at Intel

Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals.

Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.

Benefits we offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.

Job Type

Experienced Hire Shift: Shift 1 (United States of America). Primary Location: US, Oregon, Hillsboro. Additional Locations: Business group: Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Annual Salary Range for jobs which could be performed in the US

$122,440.00-232,190.00 USD

Work Model for this Role

This role will require an on-site presence.

Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.

Company Information

Intel's official careers website.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Hillsboro (OR)

Hybrid
USD 122,000 - 233,000
Competitive salary
Stock bonuses
Health benefits
+2
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health and retirement benefits
CPU Circuit Memory Design Engineer
CPU Circuit Memory Design Engineer

Intel • Austin (TX)

Hybrid
USD 221,000 - 312,000
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health benefits
+2
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health, retirement, and vacation benefits
CPU Circuit Memory Design Engineer
CPU Circuit Memory Design Engineer

Intel Corporation • Austin (TX)

Hybrid
USD 221,000 - 312,000
Post-silicon Validation and Debug Engineer
Post-silicon Validation and Debug Engineer

Intel Corporation • Hillsboro (OR)

Hybrid
USD 106,000 - 200,000
Health insurance
Stock bonuses
Retirement plan
+1
Director, Engineering
Director, Engineering

Intel Corporation • Folsom (CA)

Hybrid
USD 221,000 - 361,000
Hybrid work model
Stock bonuses
Health benefits
Mixed Signal validation engineer
Mixed Signal validation engineer

Intel • Folsom (CA)

Hybrid
USD 122,000 - 173,000
Firmware HW Integration Validation Lead
Firmware HW Integration Validation Lead

Intel Corporation • Hillsboro (OR)

On-site
USD 150,000 - 285,000
Competitive pay
Stock bonuses
Health and retirement benefits