Low Power Design Methodology and Optimization Engineer

Google; Austin (TX); On-site; USD 163,000 - 237,000; Full time

Job summary

Google Austin, TX is seeking a Low Power Design Methodology and Optimization Engineer to advance CPU power efficiency across architectures, from design to implementation. You will lead development of power-aware methodologies and collaborate with RTL, synthesis, and physical design teams to deliver optimized silicon.

The role requires deep domain expertise, 8+ years in CPU low power, and experience with UPF/CPF, power modeling, and scripting for design automation.

Qualifications

• Bachelor's degree or equivalent practical experience in EE/CE/CS.
• 8 years of experience in CPU low power design and optimization.
• Experience with power analysis tools, UPF/CPF, and power reduction techniques.
• Experience with RTL design, synthesis, and static timing analysis.

Responsibilities

• Develop and implement advanced low power design methodologies for CPU architectures.
• Perform detailed power analysis, estimation, and optimization across various design stages.
• Collaborate with RTL design, verification, and physical design teams to integrate power-saving features.
• Drive the adoption of innovative power reduction techniques and tools.
• Contribute to the definition and validation of power management specifications.

Skills

RTL design

Synthesis

Static timing analysis

Python

Perl

Power reduction techniques

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science or related field

8 years of experience in CPU low power design and optimization

Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science (preferred)

Tools

Power analysis tools

UPF/CPF formats

Job description

Low Power Design Methodology and Optimization Engineer

Google Austin, TX, USA

Mid

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
• 8 years of experience in CPU low power design and optimization.
• Experience with power analysis tools, power intent formats (UPF/CPF), and power reduction techniques.
• Experience with RTL design, synthesis, and static timing analysis.

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, with an emphasis on computer architecture, or a related field.
• Experience with power modeling, validation, and post-silicon power debug.
• Proficiency in scripting languages (e.g., Python, Perl) for design automation.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

The US base salary range for this full-time position is $163,000-$237,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities

• Develop and implement advanced low power design methodologies for CPU architectures.
• Perform detailed power analysis, estimation, and optimization across various design stages.
• Collaborate with RTL design, verification, and physical design teams to integrate power-saving features.
• Drive the adoption of innovative power reduction techniques and tools.
• Contribute to the definition and validation of power management specifications.

Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.

Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.

If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.