Library Characterisation Engineer

GCS Recruitment

United States

Remote

USD 120,000 - 180,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

GCS Recruitment Specialists seeks a Library Characterisation Engineer to join a semiconductor team focused on advanced silicon solutions. You will drive physical design implementation, timing closure, and PPA optimization across ASIC/SoC projects.

Requirements include a degree in Electrical/Computer Engineering, hands-on EDA tool experience (ICC2, Fusion Compiler, Innovus, PrimeTime, StarRC), and scripting abilities (Python/TCL/Perl/Bash). Collaboration and automation are key to success.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Electronics, or related field.
  • Experience in ASIC Physical Design, Digital Implementation, Timing Analysis, or Library Characterization.
  • Strong understanding of synthesis, floorplanning, placement, CTS, routing, timing closure, and sign-off methodologies.
  • Hands-on experience with EDA tools such as ICC2, Fusion Compiler, Innovus, PrimeTime, StarRC.
  • Knowledge of timing, power, signal integrity, and physical verification concepts.
  • Experience with scripting and automation using Python, TCL, Perl, or Bash.

Responsibilities

  • Execute physical design implementation activities including synthesis, floorplanning, power planning, placement, CTS, routing, and timing closure.
  • Perform static timing analysis (STA) and support sign-off activities to ensure design quality and performance targets are achieved.
  • Drive optimization of power, performance, and area (PPA) across complex digital designs.
  • Collaborate with design, verification, and methodology teams to resolve implementation and timing challenges.
  • Support library characterization, timing model validation, and correlation across industry-standard EDA tools.
  • Develop and enhance physical design methodologies, flows, and best practices for advanced technology nodes.
  • Create automation solutions and scripts to improve design efficiency, quality, and productivity.
  • Contribute to technical reviews, design planning, and project execution throughout the development lifecycle.

Skills

Timing analysis
Library characterization
Digital implementation
Scripting
Communication

Education

Bachelor's degree in Electrical Engineering/Computer Engineering
Master's degree preferred

Tools

ICC2
Fusion Compiler
Innovus
PrimeTime
StarRC

Job description

We are seeking a talented Library Characterisation Engineer to join a high-performing semiconductor engineering team focused on delivering advanced silicon solutions. This role will involve physical implementation, timing closure, design optimization, methodology development, and automation across cutting-edge ASIC and SoC designs.

Key Responsibilities
  • Execute physical design implementation activities including synthesis, floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and timing closure.
  • Perform static timing analysis (STA) and support sign-off activities to ensure design quality and performance targets are achieved.
  • Drive optimization of power, performance, and area (PPA) across complex digital designs.
  • Collaborate with design, verification, and methodology teams to resolve implementation and timing challenges.
  • Support library characterization, timing model validation, and correlation across industry-standard EDA tools.
  • Develop and enhance physical design methodologies, flows, and best practices for advanced technology nodes.
  • Create automation solutions and scripts to improve design efficiency, quality, and productivity.
  • Contribute to technical reviews, design planning, and project execution throughout the development lifecycle.
Required Skills & Experience
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Electronics, or a related discipline.
  • Experience in ASIC Physical Design, Digital Implementation, Timing Analysis, or Library Characterization.
  • Strong understanding of synthesis, floorplanning, placement, CTS, routing, timing closure, and sign-off methodologies.
  • Hands-on experience with industry-standard EDA tools such as ICC2, Fusion Compiler, Innovus, PrimeTime, StarRC, or similar.
  • Knowledge of timing, power, signal integrity, and physical verification concepts.
  • Experience with scripting and automation using Python, TCL, Perl, or Bash.
  • Strong analytical and problem-solving skills with the ability to debug complex design challenges.
  • Excellent communication skills and the ability to collaborate effectively within cross-functional engineering teams.
Desirable
  • Knowledge of advanced timing methodologies including LVF, AOCV, POCV, and SOCV.
  • Experience with library characterization tools and SPICE-based simulations.
  • Understanding of analog IP, GPIO characterization, and semiconductor device modelling.
  • Exposure to advanced process technologies and low-power design techniques.
  • Experience developing automation frameworks and design productivity tools.
  • Familiarity with industry-standard semiconductor development and sign-off flows.
Ideal Candidate

A highly motivated Library Characterisation Engineer with a passion for semiconductor technology and digital design implementation. You will be comfortable working on complex ASIC or SoC projects, collaborating with multidisciplinary teams, and leveraging automation to improve design quality and efficiency. The ideal candidate combines strong technical expertise with a proactive approach to problem-solving and continuous improvement.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Library Characterisation Engineer for ASIC/SoC Optimization
Library Characterisation Engineer for ASIC/SoC Optimization

GCS Recruitment Specialists • United States

Remote
USD 120,000 - 180,000
Microelectronic Design Engineer
Microelectronic Design Engineer

Eccalon, LLC • Detroit (MI)

On-site
USD 120,000 - 180,000
Physical Design Engineer
Physical Design Engineer

MaximaTek • New Jersey

On-site
USD 65,000 - 90,000
Electrical Engineer – ASIC Test & Validation
Electrical Engineer – ASIC Test & Validation

Avicena Tech • Sunnyvale (CA)

On-site
USD 85,000 - 120,000
Standard Cell Design Methodology & Flow Engineer
Standard Cell Design Methodology & Flow Engineer

Apple Inc. • San Diego (CA)

On-site
USD 150,000 - 190,000
Senior SoC/ASIC Physical Design Engineer
Senior SoC/ASIC Physical Design Engineer

Sigmaways Inc • Irvine (CA)

On-site
USD 150,000 - 190,000
ASIC Engineer, Implementation – Timing
ASIC Engineer, Implementation – Timing

Anysilicon • Austin (TX)

Hybrid
USD 120,000 - 180,000
Principal ASIC/SoC Design Engineer
Principal ASIC/SoC Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 170,000 - 210,000
Senior Physical Design Engineer
Senior Physical Design Engineer

Altera • San Jose (CA)

On-site
USD 133,000 - 193,000
EDA/CAD Engineer – Characterization Specialist
EDA/CAD Engineer – Characterization Specialist

Success Matcher Recruitment • Los Altos (CA)

On-site
USD 250,000 - 350,000
Equity up to 1.5%
Visa sponsorship available