Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.
Jabil is seeking an FPGA Lead Engineer to drive design, development, integration, and debugging for server, storage, networking, and AI infrastructure platforms. You will own FPGA architecture, RTL, verification readiness, hardware bring-up, and cross‑functional issue resolution.
The role requires leadership of design reviews, risk assessment, and collaboration with multiple engineering teams to ensure schedule, manufacturability, and customer quality targets are met.
At Jabil (NYSE: JBL), we are proud to be a trusted partner for the world's top brands, offering comprehensive engineering, supply chain, and manufacturing solutions. With 60 years of experience across industries and a vast network of over 100 sites worldwide, Jabil combines global reach with local expertise to deliver both scalable and customized solutions. Our commitment extends beyond business success as we strive to build sustainable processes that minimize environmental impact and foster vibrant and diverse communities around the globe.
The FPGA Lead Engineer is responsible for leading FPGA design, development, integration, and debug activities for complex server, storage, networking, AI infrastructure, and rack-level platforms. This role provides technical ownership for FPGA architecture, RTL implementation, verification readiness, hardware bring-up, and cross-functional issue resolution to ensure programmable logic solutions meet system requirements, schedule commitments, manufacturability expectations, and customer quality targets.
Education & Experience Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related technical field; Master’s degree preferred. 5–10 years of relevant experience in FPGA design, programmable logic development, hardware integration, or related platform engineering work. Knowledge, Skills, and Abilities Strong expertise in FPGA design flows, RTL development, simulation, synthesis, timing analysis, constraints, and lab-based debug. Experience with common FPGA toolchains and devices from vendors such as AMD/Xilinx, Intel/Altera, or equivalent platforms is required. Strong understanding of standard digital interfaces like SPI, I2C, UART, Ethernet, PCIe, or JESD protocols Experience with server, storage, networking, accelerator, PCIe-based, or other complex compute platforms is preferred. Ability to lead technical decisions, drive root cause analysis, and align multiple engineering disciplines toward successful execution. Strong written and verbal communication skills, including the ability to explain complex programmable logic issues clearly to technical and non-technical stakeholders.
If you are a qualified individual with a disability, you have the right to request a reasonable accommodation if you are unable or limited in your ability to use or access Jabil.com/Careers site as a result of your disability. You can request a reasonable accommodation by sending an e-mail to Always_Accessible@Jabil.com or calling 727-803-7988 with the nature of your request and contact information. Please do not direct any other general employment related questions to this e-mail or phone number. Please note that only those inquiries concerning a request for reasonable accommodation will be responded to.
Jabil, including its subsidiaries, is an equal opportunity employer and considers qualified applicants for employment without regard to race, color, religion, national origin, sex, sexual orientation, gender identity, age, disability, genetic information, veteran status, or any other characteristic protected by law.
#whereyoubelong #AWorldofPossibilities