Lead Designer, Layout

Analog Devices, Inc.

Chandler, Northern (AZ, KY)

Hybrid

USD 120,000 - 190,000

Full time

3 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Analog Devices, a global semiconductor leader, seeks a Lead Designer, Layout to own full-custom analog and mixed-signal IC layouts from floorplan to signoff. You will develop parasitic-aware strategies, optimize area, routing, power distribution, and signal integrity for products across ADI business units.

You will apply precision matching, perform parasitic extraction, and collaborate with circuit designers on post-layout optimization and silicon correlation.

Qualifications

  • 7+ years of custom analog/mixed-signal IC layout experience.
  • Strong proficiency with Cadence Virtuoso Layout Suite and physical verification tools.
  • Proven track record delivering layouts through tapeout and production release.
  • Precision matching layout for bipolar and MOS transistors, resistors, capacitors.
  • Parasitic extraction, layout-dependent effects, post-layout simulation correlation.
  • Excellent presentation, technical writing, and communication skills.

Responsibilities

  • Execute full-custom layout for analog and mixed-signal blocks including power stage FET metallization, LDOs, references, gate drivers, charge pumps, signal conditioning, and data converters.
  • Develop block-level and chip-level floorplans optimizing area, routing, power distribution, and signal integrity.
  • Apply precision matching techniques with noise isolation through guard rings, shielding, and deep N-well structures.
  • Perform physical verification (DRC, LVS, ERC) and parasitic extraction with post-layout optimization.
  • Support layout methodology improvements and junior designer development through scripting and AI/ML-driven automation.

Skills

Analog layout
Mixed-signal layout
Cadence Virtuoso
Calibre/PVS
Tapeout experience
Precision matching
Parasitic extraction
Post-layout simulation
Python scripting
AI/ML in layout
SKILL scripting

Tools

SKILL scripting
Python/TCL automation
Layout verification tools

Job description

## Lead Designer, LayoutApply: US, AZ, Chandler, East Elliot: Full time: Posted Today: R266298**About Analog Devices**Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.## About Analog DevicesAnalog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader bridging the physical and digital worlds. ADI develops high-performance analog, mixed-signal, and digital signal processing technologies serving industrial, automotive, communications, healthcare, and energy markets. With approximately 24,000 employees worldwide and annual revenue exceeding $9 billion, ADI combines engineering innovation with deep customer collaboration to solve the most complex challenges at the Intelligent Edge.## ## About the RoleAs a Lead Designer, Layout, you will execute full-custom analog and mixed-signal IC layouts from floorplan through signoff, developing parasitic-aware layout strategies that support products spanning multiple ADI business units.## ## Key Responsibilities* Execute full-custom layout for analog and mixed-signal blocks including power stage FET metallization, LDOs, references, gate drivers, charge pumps, signal conditioning, and data converters (SAR, delta-sigma, pipeline ADC, precision DAC)* Develop block-level and chip-level floorplans optimizing area, routing, power distribution, and signal integrity* Apply precision matching techniques including common centroid, interdigitation, interleaving, merging, and symmetry, with noise isolation through guard rings, shielding, and deep N-well structures* Perform physical verification (DRC, LVS, ERC) and parasitic extraction, collaborating with circuit designers on post-layout optimization and silicon correlation* Support layout methodology improvements and junior designer development through SKILL scripting, AI/ML-driven automation, and knowledge sharing## ## Required Skills and Experience* 7+ years of custom analog/mixed-signal IC layout experience* Strong proficiency with Cadence Virtuoso Layout Suite and physical verification tools (Calibre or Cadence PVS)* Proven track record delivering layouts through tapeout and production release* Proven experience in precision matching layout for bipolar and MOS transistors, resistors, and capacitor arrays in CMOS and BCD processes, including latch-up prevention and substrate isolation to minimize parasitic carrier injection and collection* Proficiency in parasitic extraction, layout-dependent effects, and post-layout simulation correlation* Excellent presentation, technical writing, and communication skills## ## Preferred Qualifications* Experience or strong interest in applying AI/ML to layout automation, including generative layout, placement optimization, DRC-aware routing, and predictive parasitic estimation* Proficiency in SKILL scripting or Python/TCL automation for layout productivity* Familiarity with high-voltage and BCD process layout including DMOS/LDMOS metallization for Rdson minimization, gate metal strapping, ESD structures, and multi-voltage domain isolation## ## Technical Scope* Full-custom analog layout ownership from floorplan through signoff, with emphasis on power FET metal routing for balanced current distribution and Rdson optimization* Parasitic extraction, electromigration analysis, and IR drop assessment across analog signal paths and power domains* Design-for-reliability and manufacturability including ESD protection, latch-up prevention, DFM checks, density balancing, yield-aware practices, and AI/ML-driven automation workflows## ## Collaboration and Impact* Work with circuit design and product definition teams to translate performance requirements into layout strategies* Support evaluation of new process capabilities and identify layout optimization opportunities for next-generation technologies## ## Why Join ADIAt Analog Devices, you will work on meaningful engineering problems with real-world impact alongside world-class engineers. ADI fosters a culture of technical excellence, continuous learning, and collaboration, providing opportunities to grow while contributing to technologies that shape the future of the intelligent edge. With a 60-year heritage of innovation and a Fortune 500 environment, ADI offers competitive compensation, outstanding benefits, and access to cutting-edge design tools and state-of-the-art laboratories.**Equal Opportunity Employer:** Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.**Export Control Notice:** This position may require access to technology controlled under the U.S. Department of Commerce and/or the U.S. Department of State. Appropriate approvals may be required before an offer can be extended to non-US persons.*For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.**Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.**EEO is the Law: Notice of Applicant Rights Under the Law.*Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Designer, Layout
Lead Designer, Layout

1010 Analog Devices Inc. • Chandler (AZ)

On-site
USD 140,000 - 210,000
SiP Layout Design Engineer
SiP Layout Design Engineer

Analog Devices, Inc. • Wilmington (MA), Northern (KY)

On-site
USD 117,000 - 161,000
Discretionary bonus
Medical, vision and dental coverage
401k
+2
Staff Power IC Design Engineer
Staff Power IC Design Engineer

Analog Devices, Inc. • Chandler (AZ)

On-site
USD 120,000 - 150,000
Principal Power IC Design Engineer
Principal Power IC Design Engineer

Analog Devices, Inc. • Chandler (AZ)

On-site
USD 120,000 - 160,000
Principal Engineer, Mixed Signal Design Engineering
Principal Engineer, Mixed Signal Design Engineering

Analog Devices, Inc. • Chandler (AZ), Northern (KY)

Hybrid
USD 180,000 - 260,000
SiP Layout Design Engineer
SiP Layout Design Engineer

Analog Devices • Wilmington (MA)

On-site
USD 117,000 - 161,000
Analog Layout Engineer
Analog Layout Engineer

Aimic Inc • San Jose (CA)

On-site
USD 100,000 - 130,000
Comprehensive medical coverage
Dental coverage
Vision coverage
+1
High-Speed Analog Layout Design Engineer
High-Speed Analog Layout Design Engineer

Celero Communications, Inc. • United States

Remote
USD 140,000 - 230,000
Principal Chip Lead
Principal Chip Lead

Analog Devices, Inc. • Milpitas (CA)

On-site
USD 181,000 - 262,000
Medical coverage
Vision and dental coverage
401k
+1
Associate Analog Design Engineer
Associate Analog Design Engineer

Analog Devices, Inc. • San Jose (CA)

Hybrid
USD 83,000 - 114,000
Medical insurance
Vision plan
Dental coverage
+5