Lead CPU Subsystem Designer – High-Performance SoC

Google LLC

Mountain View (CA)

On-site

USD 240,000 - 333,000

Full time

1 hour ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Google LLC in Mountain View, CA, is hiring a senior CPU design lead to shape microarchitecture and RTL for next-generation subsystems. You will guide a front-end design team, collaborate with architecture, software, and verification teams, and drive optimizations across power, performance, and area.

The role emphasizes leadership and technical excellence. You will influence design choices from specification through productization, ensuring timely delivery while managing complex trade-offs and

Qualifications

  • Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 15 years of experience in high-performance CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including microarchitecture definition and PPA optimizations.
  • Experience leading technical teams for modern processor subsystems with high speed, lower power design.
  • Experience with front-end quality checks (e.g., Lint, CDC/RDC).

Responsibilities

  • Lead a team of digital design engineers working on CPU functional units, focusing specifically on microarchitecture and RTL design for next-generation CPU subsystems.
  • Review and propose performance-enhancing microarchitecture features while collaborating closely with cross-functional software, architecture, and performance teams on trade-off studies.
  • Deliver comprehensive plans to achieve project milestones and execution goals, ensuring the production-quality design meets strict scheduling targets.
  • Collaborate directly with verification, physical design, and power analysis teams to ensure designs successfully meet frequency, power, and area targets.
  • Direct load-store unit and cache subsystem design optimizations across CPU components to deliver power, performance, and area metrics.

Skills

High-performance CPU design
Team leadership
RTL/Load-store unit design
L2/L3 cache design
Frontend quality checks

Education

Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience

Job description

Google LLC in Mountain View, CA, is hiring a senior CPU design lead to shape microarchitecture and RTL for next-generation subsystems. You will guide a front-end design team, collaborate with architecture, software, and verification teams, and drive optimizations across power, performance, and area.

The role emphasizes leadership and technical excellence. You will influence design choices from specification through productization, ensuring timely delivery while managing complex trade-offs and

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior CPU Cache & Subsystem Design Lead
Senior CPU Cache & Subsystem Design Lead

Google LLC • Austin (TX)

On-site
USD 240,000 - 333,000
Equity
Senior CPU RTL & Microarchitecture Engineer for AI Accelerator
Senior CPU RTL & Microarchitecture Engineer for AI Accelerator

Google LLC • Mountain View (CA)

On-site
USD 192,000 - 278,000
Bonus target 20%
Equity
Benefits
Senior CPU Microarchitecture Lead
Senior CPU Microarchitecture Lead

Google LLC • Portland (OR)

On-site
USD 192,000 - 278,000
Senior Staff CPU Cache Subsystem Design Engineer
Senior Staff CPU Cache Subsystem Design Engineer

Google LLC • Mountain View (CA)

On-site
USD 240,000 - 333,000
Senior Staff CPU Cache Subsystem Design Engineer
Senior Staff CPU Cache Subsystem Design Engineer

Google LLC • Austin (TX)

On-site
USD 240,000 - 333,000
Equity
Senior CPU Microarchitecture Lead for ML Accelerators
Senior CPU Microarchitecture Lead for ML Accelerators

Google LLC • Austin (TX)

On-site
USD 240,000 - 333,000
Senior CPU Microarchitecture Lead – Performance Modeling
Senior CPU Microarchitecture Lead – Performance Modeling

Google LLC • City of Poughkeepsie (NY)

On-site
USD 192,000 - 278,000
Equity
Bonus target 20%
Benefits
Senior CPU Performance Architect – Equity Eligible
Senior CPU Performance Architect – Equity Eligible

Google LLC • Mountain View (CA)

On-site
USD 163,000 - 236,000
CPU Frontend RTL & Microarchitecture Engineer
CPU Frontend RTL & Microarchitecture Engineer

Google LLC • Mountain View (CA)

On-site
USD 138,000 - 197,000
Equity
Benefits
Senior RTL Engineer — Low-Power CPU Design
Senior RTL Engineer — Low-Power CPU Design

Google LLC • Mountain View (CA)

On-site
USD 163,000 - 236,000
Equity
Bonus target 15%