Lead ASIC/FPGA Design Engineer — Starshield

SPACE EXPLORATION TECHNOLOGIES CORP

Hawthorne (CA)

On-site

USD 200,000 - 285,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
Stock options

Job summary

A leading aerospace company in Hawthorne seeks a Principal ASIC Design Engineer for the Starshield project, focusing on developing cutting-edge digital ASICs and FPGAs for national security. The role involves collaboration with verification teams and managing architectural trade-offs to deliver effective designs. Ideal candidates have extensive experience in FPGA/ASIC development and are ready to work in a dynamic environment that values teamwork and innovation. The position offers a competitive salary and a comprehensive benefits package.

Qualifications

  • 8+ years of experience in RTL implementation and/or FPGA/ASIC development.
  • Experience with multicore CPU subsystem design.
  • Experience with high speed and low power design techniques.

Responsibilities

  • Design digital ASICs and/or FPGAs for Starshield projects.
  • Evaluate architectural trade‑offs based on features and performance.
  • Define micro‑architecture and implement RTL in Verilog/System Verilog.

Skills

RTL implementation
FPGA/ASIC development
Problem solving
Power optimization
Teamwork

Education

Bachelor’s degree in electrical engineering
Bachelor’s degree in computer engineering
Bachelor’s degree in computer science

Tools

VCS
Questa
Xilinx Vivado
Altera Quartus II

Job description

A leading aerospace company in Hawthorne seeks a Principal ASIC Design Engineer for the Starshield project, focusing on developing cutting-edge digital ASICs and FPGAs for national security. The role involves collaboration with verification teams and managing architectural trade-offs to deliver effective designs. Ideal candidates have extensive experience in FPGA/ASIC development and are ready to work in a dynamic environment that values teamwork and innovation. The position offers a competitive salary and a comprehensive benefits package.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC/FPGA Design Engineer — Space & National Security
Senior ASIC/FPGA Design Engineer — Space & National Security

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 170,000 - 235,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Manager, ASIC/FPGA Design – Starshield Satellite
Manager, ASIC/FPGA Design – Starshield Satellite

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 190,000 - 245,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior FPGA Engineer for Starshield Satellite Systems
Senior FPGA Engineer for Starshield Satellite Systems

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 160,000 - 220,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Principal ASIC Design Engineer (Starshield)
Principal ASIC Design Engineer (Starshield)

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Senior ASIC/FPGA Design Engineer (Spaceborne)
Senior ASIC/FPGA Design Engineer (Spaceborne)

SpaceX • Hawthorne (CA)

On-site
USD 160,000 - 225,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
+2
Senior ASIC/FPGA Engineer & Tech Lead
Senior ASIC/FPGA Engineer & Tech Lead

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 85,000 - 115,000
Sr. ASIC Design Engineer (Starshield)
Sr. ASIC Design Engineer (Starshield)

SpaceX • Palo Alto (CA)

On-site
USD 170,000 - 235,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
RTL Design Engineer for Next-Gen ASIC/FPGA (Starlink)
RTL Design Engineer for Next-Gen ASIC/FPGA (Starlink)

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
3 weeks of paid vacation
+2
Manager, ASIC & FPGA Design for Satellites
Manager, ASIC & FPGA Design for Satellites

SpaceX • Hawthorne (CA)

On-site
USD 190,000 - 245,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Sr. ASIC Design Engineer (Starshield)
Sr. ASIC Design Engineer (Starshield)

SpaceX • Hawthorne (CA)

On-site
USD 160,000 - 225,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
+2