Manager, ASIC & FPGA Design for Satellites

SpaceX

Hawthorne (CA)

On-site

USD 190,000 - 245,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
Paid vacation and holidays
Employee Stock Purchase Plan

Job summary

SpaceX is seeking a Manager, ASIC Design Engineering in Hawthorne, California. This role involves leading a team that develops ASICs and FPGAs for advanced satellite systems, ensuring high performance and reliability. Responsibilities include overseeing design processes, collaborating with engineering teams, and managing project milestones. Qualified candidates will have a Bachelor’s in a relevant engineering field and significant experience in RTL implementation. The position offers a competitive salary along with comprehensive benefits including medical coverage and stock options.

Qualifications

  • 5+ years of experience in RTL implementation and/or FPGA/ASIC development.
  • 2+ years of experience with direct report management or mentoring an engineering team.
  • Experience solving problems including clock domain crossings and power optimization.

Responsibilities

  • Lead a team responsible for digital design of ASICs and FPGAs.
  • Define micro-architecture and implement RTL in Verilog/System Verilog.
  • Work with verification team to ensure all design aspects are verified.

Skills

RTL implementation
FPGA/ASIC development
Scripting skills (Python, TCL)
Problem solving
Team collaboration

Education

Bachelor’s degree in electrical engineering or related

Tools

EDA tools (HDL simulators, HDL Lint tools)

Job description

SpaceX is seeking a Manager, ASIC Design Engineering in Hawthorne, California. This role involves leading a team that develops ASICs and FPGAs for advanced satellite systems, ensuring high performance and reliability. Responsibilities include overseeing design processes, collaborating with engineering teams, and managing project milestones. Qualified candidates will have a Bachelor’s in a relevant engineering field and significant experience in RTL implementation. The position offers a competitive salary along with comprehensive benefits including medical coverage and stock options.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Manager, ASIC/FPGA Design – Starshield Satellite
Manager, ASIC/FPGA Design – Starshield Satellite

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 190,000 - 245,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
FPGA/ASIC Design Engineer — Space-Grade SoCs
FPGA/ASIC Design Engineer — Space-Grade SoCs

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation
Senior ASIC/FPGA Design Engineer (Spaceborne)
Senior ASIC/FPGA Design Engineer (Spaceborne)

SpaceX • Hawthorne (CA)

On-site
USD 160,000 - 225,000
401(k) retirement plan
Comprehensive medical, vision, and dental coverage
Paid parental leave
+2
Graduate ASIC Design Engineer: RTL/FPGA for Space & Defense
Graduate ASIC Design Engineer: RTL/FPGA for Space & Defense

SpaceX • Hawthorne (CA)

On-site
USD 125,000 - 150,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+3
Innovative FPGA/ASIC Design Engineer (Silicon)
Innovative FPGA/ASIC Design Engineer (Silicon)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Manager, ASIC Design Engineering (Starshield Satellite Engineering)
Manager, ASIC Design Engineering (Starshield Satellite Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 190,000 - 245,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Union Hill-Novelty Hill (WA)

On-site
USD 125,000 - 175,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Principal ASIC Design Engineer (Starshield)
Principal ASIC Design Engineer (Starshield)

SPACE EXPLORATION TECHNOLOGIES CORP • Hawthorne (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+1
Manager, ASIC Design Engineering (Starshield Silicon)
Manager, ASIC Design Engineering (Starshield Silicon)

SpaceX • Hawthorne (CA)

On-site
USD 190,000 - 245,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation