Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.
Quantinuum in Brooklyn Park, MN is seeking a Layout Automation Engineering Intern to help automate and accelerate the physical layout of ion traps and related chips. You will explore layout automation tools, develop Python and SKILL based automation scripts, and contribute to R&D layout projects while gaining exposure to tapeout processes and Cadence/EDA workflows.
This role offers hands-on experience with a world-class hardware/software team and opportunities to influence automation strategies
We are seeking a Layout Automation Engineering Intern in our Brooklyn Park, MN location.
This internship will explore solutions that will help us automate and accelerate our physical layout of ion traps and related chips. This position will perform a capability assessment and work with the team to develop test cases to demonstrate new capabilities as well as identify gaps where solutions are needed.
$27 - $39 an hour
The pay range for this role is $27 - $39 per hour. Actual compensation within this range may vary based on the candidate’s skills, educational background, professional experience, and unique qualifications for the role.
Quantinuum is a leading quantum computing company delivering a full stack platform designed to make quantum computing deployable in real-world environments. With active engagements spanning pharmaceuticals, material science, financial services, government, industrial sectors, and leading academic and research institutions worldwide, we are helping organizations unlock the transformative potential of quantum computing.
Our global team of more than 800 employees includes many of the world's leading scientists, engineers, and researchers, with more than 70% of our technology team holdingadvanced degrees at the Master's or PhD level. Headquartered in Broomfield, Colorado, Quantinuum operatesacross the United States, United Kingdom, Germany, Japan, and Singapore.
By joining Quantinuum, you’ll help shape the future of quantum computing, pushing the limits of technology, and making the impossible possible.
We believe our people are our greatest strength and offer a comprehensive rewards package that supports your professional growth, well-being, and long-term success.
Quantinuum is proud to be an equal opportunity employer. We are committed to building an inclusive workplace where all employees and applicants are treated with respect and provided equal opportunities regardless of race, color, religion, sex, sexual orientation, gender identity or expression, national origin, age, disability, veteran status, ancestry, marital status, or any other characteristic protected by applicable law.
Know Your Rights: Workplace discrimination is illegal. For more information about Quantinuum, please visit our website.
We are committed to making our recruitment process accessible to all. If you require any reasonable adjustments at any stage of the application or interview process, please let us know use the Lets talk contact form.
Applications will be accepted on an ongoing basis, there is no application deadline for this position.
This role exists to optimize the physical design pipeline for specialized hardware components by introducing automated electronic design workflows. Positioned within the hardware development unit, the function acts as an operational link between software tool developers, chip designers, and foundry integration teams. By creating custom scripts and evaluating automation software, professionals in this capacity help shorten design cycles, minimize manual layout errors, and streamline the transition of complex microfabrication patterns from initial schematics to final physical tapeout specifications.
The position contributes to the quantum enabling infrastructure by accelerating the physical design and fabrication readiness of physical quantum chips and trapped-ion architectures. As quantum hardware designs scale in physical complexity, automated layout tools become essential for managing high-density control lines and intricate chip geometries. By developing dedicated design automation routines, this function supports hardware scaling efforts, enabling physical design teams to rapidly prototype, iterate, and manufacture custom quantum microarchitecture components efficiently.