Kernel Engineer (Custom Silicon), Hardware

River AI Inc.

Palo Alto, Austin (CA, TX)

On-site

USD 210,000 - 420,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Health, dental, and vision benefits
Equity
Relocation support

Job summary

River AI Inc. is seeking a Kernel Engineer (Custom Silicon) to build the foundational compute engine for our high-performance hardware. You will create C++-based code-generation frameworks that emit optimized ISA assembly and push the limits of our architecture for DL operations like GEMMs and attention.

You will collaborate with compiler, silicon, and research teams to maximize ALU utilization, optimize memory, and ensure mathematical correctness through rigorous validation. Relocation possible.

Qualifications

  • Bachelor's degree and 5+ years in low-level performance programming.
  • Experience with hardware programming models and optimized kernels.
  • Strong knowledge of computer architecture, vector units, memory hierarchies.
  • Proficiency in modern C++ for meta-programming and code generation.

Responsibilities

  • Design and build C++ code-generation frameworks for emitting optimized ISA assembly.
  • Optimize core DL primitives (GEMM/MatMul, Attention, Convolutions) for custom silicon.
  • Tune instruction scheduling, register allocation, and software pipelines.
  • Design tiling and data-movement strategies to maximize SRAM use.
  • Collaborate with RTL/architecture teams to influence ISA and future units.
  • Benchmark and validate against simulators and hardware with performance counters.

Skills

Low-level programming
High-performance computing
C++ proficiency
Mathematics literacy
Collaborative mindset

Education

Bachelor’s degree in Computer Engineering, Computer Science, Electrical Engineering, or related field

Tools

CUDA
Triton
CUTLASS
Custom ISA

Job description

Kernel Engineer (Custom Silicon), Hardware

At River, our mission is to create personal AI owned and shaped by each individual. To achieve this, we are rewriting the entire stack from scratch: personal hardware for local inference, custom training infrastructure, next-generation UIs, and frontier deep learning research.

Who we are

We are scientists, engineers, and builders from the industry's top tech companies and AI labs. We bring a proven track record of scaling consumer systems for hundreds of millions of users and architecting the pre-training infrastructure behind today's frontier models.

About the Role

We are looking for exceptional performance and kernel generation engineers to build the foundational compute engine for our high-performance custom silicon. In this role, you will design and implement robust kernel generators that programmatically emit optimized low-level assembly code for our greenfield hardware architecture.

You will bridge the gap between high-level compilation and raw hardware capability, pushing our custom architecture to its absolute theoretical limits for critical deep learning operations (including GEMMs, FlashAttention, and custom activations). You will collaborate closely up and down the stack with compiler engineers, silicon architects, and deep learning researchers to unlock maximum compute efficiency.

What You’ll Do
  • Kernel Generator Development: Design and build C++ code-generation frameworks and meta-programming toolchains that automatically emit optimized custom ISA assembly code.
  • Low-Level Compute Optimization: Author and optimize core deep learning primitives (GEMM/MatMul, Attention mechanisms, Convolutions, and element-wise layers) directly targeted at our custom hardware.
  • Microarchitectural Tuning: Hand-craft and automate instruction scheduling, register allocation, and software pipelining to maximize ALU utilization and hide execution latency on our silicon.
  • Memory Hierarchy Management: Design sophisticated tiling, double-buffering, and data-movement strategies to optimize on-chip SRAM utilization and minimize memory bandwidth bottlenecks.
  • HW/SW Co-Design: Partner with the RTL and architecture teams to evaluate hardware simulations, provide feedback on the ISA, and influence the design of future compute units based on kernel execution profiles.
  • Performance Profiling & Validation: Benchmark generated assembly against hardware simulators and silicon, utilizing hardware performance counters to eliminate performance gaps and ensure mathematical correctness.

Minimum Qualifications:

  • Bachelor’s degree in Computer Engineering, Computer Science, Electrical Engineering, or a related field, and 5+ years of practical industry experience in low-level performance programming.
  • Deep understanding of hardware programming models (e.g., CUDA, Triton, CUTLASS, or custom accelerator assembly) and a proven track record of shipping highly optimized kernels.
  • Advanced knowledge of Computer Architecture, including vector units, execution pipelines, register files, and complex memory hierarchies (caches, SRAM, HBM/DRAM).
  • Proficiency in modern C++ for building robust, scalable meta-programming and code-generation frameworks.
  • Strong mathematical foundation in linear algebra operations and deep learning primitives.
  • A highly collaborative mindset to push boundaries and co-design effectively with hardware and compiler teams.

Preferred Qualifications: (We encourage you to apply even if you don't meet all of these)

  • Deep familiarity with implementing microarchitectural optimizations for Tensor Cores, matrix multiply-accumulate units, or custom vector extensions.
  • Experience utilizing advanced C++ template metaprogramming or code-generation techniques to automate the creation of heavily parameterized kernel variants.
  • Advanced experience with low-level hardware profiling tools, execution tracing, and utilizing performance counters to identify cache misses, pipeline stalls, and ALU bubbles.

Logistics

  • Location: This role is based in Austin, Texas or Palo Alto, California.
  • Compensation: Depending on background, skills, experience, and location, the expected annual salary range for this position is $200,000 - $420,000 USD, plus equity.
  • Visa Sponsorship: We sponsor visas. We can't guarantee success for every candidate or role, but if you're the right fit, we're committed to working through the visa process.
  • Benefits: River AI offers generous health, dental, and vision benefits, unlimited PTO, and relocation support as needed.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Kernel Engineer (Custom Silicon), Hardware
Kernel Engineer (Custom Silicon), Hardware

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health, dental, and vision benefits
Unlimited PTO
Relocation support
Software Engineer, GPU Kernels
Software Engineer, GPU Kernels

River AI Inc. • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health insurance
Dental insurance
Vision insurance
+3
Software Engineer, GPU Kernels
Software Engineer, GPU Kernels

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Equity
Visa sponsorship
Relocation assistance
+1
Performance Engineer, Hardware
Performance Engineer, Hardware

River AI Inc. • Palo Alto (CA), Austin (TX)

On-site
USD 200,000 - 420,000
Health benefits
Unlimited PTO
Relocation assistance
Performance Engineer, Hardware
Performance Engineer, Hardware

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health, dental, vision benefits
Unlimited PTO
Relocation support
Performance Kernel Engineer for Custom AI Silicon
Performance Kernel Engineer for Custom AI Silicon

River AI • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health, dental, and vision benefits
Unlimited PTO
Relocation support
Kernel Engineer (Compute / Accelerator)
Kernel Engineer (Compute / Accelerator)

DensityAI • Mountain View (CA)

On-site
USD 260,000 - 320,000
Medical, dental, and vision coverage
401(k) plan
Standard PTO
+1
Software Engineer, River API
Software Engineer, River API

River AI Inc. • Palo Alto (CA)

On-site
USD 200,000 - 420,000
Health insurance
Dental insurance
Vision insurance
+3
Research Engineer, Infrastructure, Kernels
Research Engineer, Infrastructure, Kernels

Thinking Machines Lab Inc. • San Francisco (CA), Northern (KY)

Hybrid
USD 350,000 - 475,000
Health, dental, and vision benefits
Unlimited PTO
Parental leave
+1
Principal Software Engineer - Kernels
Principal Software Engineer - Kernels

d-Matrix • Santa Clara (CA)

On-site
USD 120,000 - 180,000