Hardware Design Engineer - ASIC

Selby Jennings

Chicago (IL)

On-site

USD 120,000 - 180,000

Full time

8 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Selby Jennings is seeking a Hardware Design Engineer to drive development of custom silicon and digital hardware platforms for demanding systems in Chicago. The role covers architecture through verification and production release, with broad ownership across hardware development requiring SystemVerilog proficiency and collaboration with engineers and researchers.

Ideal candidates will have a Bachelor's degree in a related technical field and professional experience with RTL development, digital

Qualifications

  • Bachelor's degree or higher in a technical field relevant to hardware design.
  • Proven experience with RTL development and digital logic design.
  • Strong proficiency with SystemVerilog.
  • Solid understanding of digital systems, timing, and hardware architecture concepts.
  • Experience developing verification plans and validation environments.

Responsibilities

  • Design and implement RTL for custom hardware solutions using SystemVerilog.
  • Collaborate on hardware architecture and feature development initiatives.
  • Translate system requirements into scalable digital designs.
  • Participate in design reviews and technical decision-making discussions.
  • Support the deployment and ongoing evolution of advanced hardware platforms.

Skills

SystemVerilog
RTL Design
Digital Hardware
Hardware Architecture
Verification planning
Python
C++
Ethernet Networking
Collaboration
Problem-Solving

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Job description

A quantitative technology firm is seeking a Hardware Design Engineer to help drive the development of custom silicon and digital hardware platforms that support highly demanding, performance-critical systems.

This opportunity is ideal for an engineer who enjoys working across the full hardware development process, from architecture and RTL implementation through verification, integration, and production release. You'll partner closely with engineers, researchers, and other technical stakeholders to build proprietary solutions where performance, reliability, and efficiency are paramount.

Rather than focusing on a narrow functional area, this position offers broad technical ownership and exposure to multiple aspects of digital hardware development.

Primary Responsibilities
Hardware Design Engineer - ASIC
Digital Design
  • Design and implement RTL for custom hardware solutions using SystemVerilog.
  • Collaborate on hardware architecture and feature development initiatives.
  • Translate system requirements into scalable digital designs.
  • Participate in design reviews and technical decision-making discussions.
  • Support the deployment and ongoing evolution of advanced hardware platforms.
Verification & Quality
  • Develop simulation environments and test strategies for RTL validation.
  • Create automated testing infrastructure to improve design quality.
  • Debug and resolve functional, timing, and integration challenges.
  • Analyze hardware behavior and performance to ensure design objectives are achieved.
  • Contribute to best practices surrounding verification and validation methodologies.
Development Infrastructure
  • Build tooling and automation that enhances engineering efficiency.
  • Develop scripts to streamline design, testing, and deployment workflows.
  • Identify opportunities to improve engineering processes and team productivity.
Qualifications
  • Bachelor's degree or higher in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Professional experience with RTL development and digital logic design.
  • Strong proficiency with SystemVerilog.
  • Solid understanding of digital systems, timing, and hardware architecture concepts.
  • Experience developing verification plans and validation environments.
  • Familiarity with clock domain crossings and multi-clock system design.
  • Knowledge of Ethernet and networking fundamentals.
  • Programming or scripting experience using C++, Python, Bash, or similar languages.
  • Excellent troubleshooting and problem-solving abilities.
  • Strong collaboration and communication skills.
Preferred Experience
  • Experience working on ASIC development projects.
  • FPGA design experience, particularly within ASIC-oriented workflows.
  • Familiarity with high-speed communication and networking technologies.
  • Knowledge of PMA and related physical interface technologies.
  • Experience designing systems where latency and performance are key considerations.
  • Exposure to electronic trading, financial infrastructure, or other real-time computing environments.
  • Background building automated verification systems and testing frameworks.
  • Advanced software development experience in C++.
What Success Looks Like
  • Demonstrates ownership from initial concept through final delivery.
  • Combines strong technical fundamentals with practical execution.
  • Effectively navigates challenges that span hardware, software, and systems engineering.
  • Produces high-quality, maintainable designs with attention to detail.
  • Works well within a collaborative engineering culture.
  • Quickly adapts to new technologies, requirements, and problem spaces.
  • Communicates technical concepts clearly across a broad range of stakeholders.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Engineer
Senior ASIC Engineer

Selby Jennings • New York (NY)

On-site
USD 120,000 - 180,000
ASIC Chip Lead and Design Engineer
ASIC Chip Lead and Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 180,000 - 240,000
Hardware Engineer
Hardware Engineer

IMC Trading • Chicago (IL)

On-site
USD 200,000 - 225,000
Lead ASIC RTL Design Engineer
Lead ASIC RTL Design Engineer

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
Digital Design Engineer - ASIC
Digital Design Engineer - ASIC

Gyga Force • San Jose (CA)

On-site
USD 120,000 - 160,000
Equity
401(k) w/ 3% Match
Comprehensive medical, dental, vision, and life insurance
+3
ASIC Digital Design Engineer (HPC IP) - 18382
ASIC Digital Design Engineer (HPC IP) - 18382

Synopsys Inc • Austin (TX)

On-site
USD 120,000 - 190,000
Health benefits
Wellness program
Professional development
+1
Hardware Design Engineer – ASIC / FPGA / VLSI
Hardware Design Engineer – ASIC / FPGA / VLSI

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 160,000 - 180,000
Competitive salary with equity
Full Medical & Dental coverage
Opportunity to work on next-generation semiconductor technology
Schematic Design Engineer/ Engineer level 3
Schematic Design Engineer/ Engineer level 3

Computer Futures • Yorktown Heights (NY)

On-site
USD 100,000 - 130,000
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387
Senior/Principal ASIC Digital Design Engineer (HPC IP) - 18387

Synopsys Inc • Austin (TX)

On-site
USD 150,000 - 210,000
Health benefits
Professional development
Senior FPGA Engineer – ASIC/FPGA, Mission Systems
Senior FPGA Engineer – ASIC/FPGA, Mission Systems

Jobtailor • Aguadilla (PR)

On-site
USD 120,000 - 180,000