Enable job alerts via email!

GPU Design Verification Engineer

Canvendor

San Jose (CA)

On-site

USD 133,000 - 187,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in semiconductor manufacturing is seeking a Design Verification Engineer for a contract role in San Jose, CA. The ideal candidate will have extensive experience in design verification, proficiency in System Verilog and UVM, and a strong understanding of micro-architecture. This role involves collaborating with architects to build verification environments, developing test strategies, and analyzing test results. If you are passionate about GPU design and want to work in a dynamic environment, apply now!

Qualifications

  • 5+ years of industry experience in a design verification role.
  • Experience with code coverage and functional coverage-driven verification.

Responsibilities

  • Build verification environments and test plans with architects and designers.
  • Develop assertions and checks to optimize isolation time.
  • Analyze failing tests and provide input on specifications.

Skills

System Verilog
UVM
OOP
C++
Python
Perl

Education

BS in Computer Engineering
MS CE/EE

Job description

Get AI-powered advice on this job and more exclusive features.

Direct message the job poster from Canvendor

IT & Engineering Recruiter at Canvendor | Hiring for Fulltime/Contract Consultants. Drop your Resume E: vishnus@canvendor.com

We do have a GPU Design Verification Engineer role in San Jose, CA or Austin, TX (Onsite). Please find the Job Description below and kindly respond back with your updated resume.

Job Location: San Jose, CA or Austin, TX (Onsite)

Duration: 12+ Months

Job Description:

  • Work with architects and designers to build verification environments and test plans
  • Craft functional verification coverage strategy to ensure complete test suite implementation
  • Develop assertions and checks to optimize isolation time and produce meaningful failing signatures
  • Analyze failing tests to root cause along, working with RTL and reference modeling teams
  • Provide input on Architectural and Micro-Architectural specifications for testability and accuracy
  • Examine code coverage results, identifying exclusions and improving stimulus
  • Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics

Skills and Qualifications:

  • BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role
  • Proficient in System Verilog/UVM/OVM, and OOP/C++
  • Deep understanding of constrained randomization and the development of efficient test suites
  • Experience with code coverage and functional coverage-driven verification methodology. • Experience in creating, running and debugging of System Verilog/UVM constraint-random testbench.
  • Working knowledge of scripting languages such as Python or Perl
  • Understanding of micro-architecture, logic design, FSMs, arithmetic Datapath pipelines

Preferred qualifications:

  • MS CE/EE with 5+ years of industry experience in verification
  • Good verbal and written communication skills
  • Experience of GPU or CPU is a plus
Seniority level
  • Seniority level
    Mid-Senior level
Employment type
  • Employment type
    Contract
Job function
  • Industries
    Semiconductor Manufacturing

Referrals increase your chances of interviewing at Canvendor by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.
Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 4 days ago

Sunnyvale, CA $212,000.00-$291,000.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 1 week ago

Sunnyvale, CA $173,000.00-$249,000.00 1 week ago

San Jose, CA $133,300.00-$186,800.00 3 days ago

Sunnyvale, CA $212,000.00-$291,000.00 1 week ago

San Jose, CA $159,840.00-$239,760.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

San Jose, CA $133,300.00-$186,800.00 2 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

GPU Design Verification Engineer

Samsung Semiconductor

San Jose

On-site

USD 144,000 - 258,000

6 days ago
Be an early applicant

GPU Design Verification Engineer

Qualcomm

Santa Clara

On-site

USD 161,000 - 274,000

6 days ago
Be an early applicant

GPU Design Verification Engineer (Shader Core)

Advanced Micro Devices, Inc.

Santa Clara

Hybrid

USD 120,000 - 170,000

11 days ago

GPU Design Verification Engineer

Apple

Santa Clara

On-site

USD 175,000 - 313,000

22 days ago

GPU Design Verification Engineer

Intel

Santa Clara

On-site

USD 139,000 - 198,000

30+ days ago

Mixed-Signal Design Verification Engineer

Broadcom Inc.

San Jose

On-site

USD 141,000 - 225,000

2 days ago
Be an early applicant

ASIC/SoC Design Verification Engineer

TetraMem - Accelerate The World

San Jose

On-site

USD 110,000 - 300,000

6 days ago
Be an early applicant

GPU Design Verification Engineer

AECOM

Santa Clara

On-site

USD 186,000 - 263,000

30+ days ago

Mixed Signal Design Verification Engineer

Chipright

Remote

USD 80,000 - 140,000

3 days ago
Be an early applicant