GenAI Engineer for AI-Powered PDN & Memory Design

Micron Technology, Inc

San Jose (CA)

On-site

USD 170,000 - 290,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical plan
Dental plan
Vision plan
Paid time-off
Paid holidays
Paid family leave
Income protection

Job summary

Micron Technology, Inc in San Jose is seeking a Staff GenAI Engineer focusing on Early PDN Modeling. You will embed AI into PDN analysis, drive data-driven decisions, and collaborate with design, CAD, and product teams to accelerate tapeout and improve power integrity.

The role emphasizes applying ML to predict IR drop, voltage integrity, and electromigration risk, and developing AI solutions for PDN co-design and decap placement.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience.
  • 5 to 7 years of experience in power integrity, PDN design, circuit design, physical design, package design, or EDA workflows.
  • Strong coding skills with production-quality software in Python or similar languages.
  • Experience applying data analysis, machine learning, or automation to engineering workflows.
  • Understanding of power delivery networks, IR drop analysis, voltage integrity, or related semiconductor design domains.

Responsibilities

  • Embed AI and automation into PDN analysis, power integrity validation, and optimization workflows
  • Apply data-driven methods to predict IR drop, voltage droop, current density, decoupling effectiveness, and electromigration risk during early design stages
  • Enable AI-assisted optimization of power grid architectures, bump planning, package-PDN co-design, and decap placement
  • Leverage historical design, simulation, and silicon data to drive predictive power integrity insights and design recommendations
  • Develop machine learning and generative AI solutions to automate root-cause analysis and accelerate PDN design-space exploration
  • Collaborate across power integrity, design, CAD, package, and product engineering teams to scale AI-enabled methodologies and workflows

Skills

Python
Data analysis
Machine learning
Automation
Power integrity

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience

Tools

EDA tools

Job description

Micron Technology, Inc in San Jose is seeking a Staff GenAI Engineer focusing on Early PDN Modeling. You will embed AI into PDN analysis, drive data-driven decisions, and collaborate with design, CAD, and product teams to accelerate tapeout and improve power integrity.

The role emphasizes applying ML to predict IR drop, voltage integrity, and electromigration risk, and developing AI solutions for PDN co-design and decap placement.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

GenAI Engineer: PDN Power Integrity Innovator
GenAI Engineer: PDN Power Integrity Innovator

Micron Technology, Inc • San Jose (CA)

On-site
USD 170,000 - 290,000
Bonuses
Equity
Medical/dental/vision
AI-Driven PDN & Memory Design Engineer
AI-Driven PDN & Memory Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 170,000 - 290,000
GenAI Engineer: PDN & Power Integrity AI Lead
GenAI Engineer: PDN & Power Integrity AI Lead

Micron • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental, and vision plans
Paid time off
Paid holidays
+1
Power Integrity AI Engineer – PDN Optimization & Design
Power Integrity AI Engineer – PDN Optimization & Design

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 170,000 - 290,000
Staff GenAI Engineer: AI-Driven Memory Design & Optimization
Staff GenAI Engineer: AI-Driven Memory Design & Optimization

Micron Technology, Inc • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
DRAM Power Engineer: AI-Driven Power Modeling & Architecture
DRAM Power Engineer: AI-Driven Power Modeling & Architecture

Micron Technology • Boise (ID)

On-site
USD 120,000 - 150,000
Medical plans
Dental plans
Vision plans
+1
AI-Driven DRAM Power Engineer
AI-Driven DRAM Power Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 150,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Staff GenAI Engineer - Early PDN Modeling
Staff GenAI Engineer - Early PDN Modeling

Micron Technology, Inc • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical plan
Dental plan
Vision plan
+4
AI-Enabled EDA/CAD Engineer for Memory IC Design
AI-Enabled EDA/CAD Engineer for Memory IC Design

Micron Technology, Inc • San Jose (CA)

On-site
USD 64,000 - 159,000
Staff GenAI Engineer - Early PDN Modeling
Staff GenAI Engineer - Early PDN Modeling

Micron • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental, and vision plans
Paid time off
Paid holidays
+1