FPGA Engineer, Amazon LEO OISL

Amazon

Redmond (WA)

On-site

USD 117,300 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

401(k) matching
Paid time off
Health insurance
Parental leave

Job summary

A leading technology company based in Redmond seeks an experienced FPGA Design Engineer to create and release FPGA solutions for low Earth orbit satellite systems. Ideal candidates should hold a Bachelor's in Electrical Engineering and possess extensive experience in FPGA design, verification, and Python scripting. Responsibilities include collaborating with system architects and optimizing technology resources. This position offers a competitive salary ranging from $117,300 to $160,000 annually, along with comprehensive benefits.

Qualifications

  • Bachelor's degree in electrical engineering or equivalent.
  • 3+ years of experience with ASIC/FPGA design and verification tools.
  • Experience writing test scripts (Python preferred) to validate FPGA images in hardware.

Responsibilities

  • Create FPGA solutions for LEO's Optical inter satellite Link system.
  • Collaborate with system architects and design engineers to implement digital logic functions.
  • Drive trade-off analysis for technology resources optimization.

Skills

Test scripts (Python)
ASIC/FPGA design and verification
SystemVerilog and UVM
Xilinx/AMD (or Altera) FPGAs
FPGA optimization
Digital logic design

Education

Bachelor's degree in electrical engineering

Tools

FPGA development tools

Job description

LEO is Amazon’s low Earth orbit satellite broadband network. Its mission is to deliver fast, reliable internet to customers and communities around the world, and we’ve designed the system with the capacity, flexibility, and performance to serve a wide range of customers, from individual households to schools, hospitals, businesses, government agencies, and other organizations operating in locations without reliable connectivity.

Export Control Requirement: Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.

Key Job Responsibilities

Create FPGA solutions to support LEO's Optical inter satellite Link system. This is a unique opportunity to define a new system with few legacy constraints. The FPGA design engineer will work with systems teams to define, develop, implement, test, and release FPGA-based solutions to enable LEO. This will focus on creating digital designs using the latest FPGA technologies and tools.

In This Role You Will
  • Have ownership of one or more FPGA bitstreams. Create and release FPGAs through the development phases of uArchitecture‑>RTL Design‑>Physical Implementation‑>Timing Closure‑>Simulation Validation‑>Lab Based Silicon Validation.
  • Collaborate with system architects to define, design, implement, test, release, and support functions targeted to FPGA technology.
  • Collaborate with system architects and design engineers to implement digital logic functions in FPGAs.
  • Collaborate with system architects and design engineers to implement digital logic functions in FPGA prototypes to validate and trade off architecture and design alternatives.
  • Collaborate with systems architects, hardware engineering design teams, and firmware/software design teams to bring up and test the system solutions.
  • Drive trade‑off analysis to benefit customer experience and optimize target technology resources for cost, size, power, performance, and features.
Basic Qualifications
  • Bachelor's degree in electrical engineering or equivalent.
  • Experience writing test scripts (Python preferred) to validate FPGA images in hardware.
  • 3+ years of experience with ASIC/FPGA design and verification tools.
  • 3+ years of experience in ASIC/FPGA design verification using SystemVerilog and UVM.
  • Experience with Xilinx/AMD (or Altera) FPGAs.
  • Experience with uArchitecture, RTL coding, lint checks, CDC, RDC, FPGA optimization for timing and power, simulation, and validation.
Preferred Qualifications
  • 5+ years of full RTL development life cycle, including coding standards, code reviews, source control management, build processes, testing, and operations experience.
  • Experience developing Python tests for hardware testing.
  • Designs, optimizes, and implements digital logic functions in control, communication, and data acquisition systems.
  • Deep understanding of logic elements, memory blocks, DSP slices, and I/O capabilities.
  • Familiarity with AXI4 and AXI Streaming interfaces.
  • Proven track record of successfully taking FPGA/ASIC designs from development through production and deployment.
  • Experience integrating HDL simulation and hardware‑in‑the‑loop (HIL) testing into CI/CD pipelines, ensuring automated regression testing and timing analysis validation for every code commit.

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign‑on payments and restricted stock units (RSUs). Final compensation will be determined based on experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits .

USA, WA, Redmond - 117,300.00 - 160,000.00 USD annually

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer, LEO Payload FPGA
Senior FPGA Engineer, LEO Payload FPGA

Amazon • Sunnyvale (CA)

On-site
USD 183,000 - 248,000
Health insurance
RSUs
401(k) matching
+3
Senior FPGA Engineer, Payload Hardware Development, Leo PAA Hardware
Senior FPGA Engineer, Payload Hardware Development, Leo PAA Hardware

Socket.dev • Redmond (WA)

On-site
USD 159,000 - 215,000
Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development
Senior FPGA Engineer, LEO Payload FPGA, Amazon Leo Hardware Development

Amazon • Redmond (WA)

On-site
USD 159,000 - 215,000
Senior FPGA Engineer, Payload Hardware Development, Leo PAA Hardware
Senior FPGA Engineer, Payload Hardware Development, Leo PAA Hardware

Amazon • Redmond (WA)

On-site
USD 159,000 - 215,000
Health insurance
RSUs
401(k) matching
+1
Sr. FPGA Engineer, Amazon Leo
Sr. FPGA Engineer, Amazon Leo

Amazon • Redmond (WA)

On-site
USD 159,000 - 215,000
Health insurance
401(k) matching
Paid time off
+1
Sr. FPGA Engineer, Direct to Device, Amazon Leo
Sr. FPGA Engineer, Direct to Device, Amazon Leo

Amazon • Denver (CO)

On-site
USD 151,000 - 205,000
Health insurance
401(k) matching
Paid time off
Sr. FPGA Engineer, Direct to Device, Amazon Leo
Sr. FPGA Engineer, Direct to Device, Amazon Leo

Amazon • Redmond (WA)

On-site
USD 151,000 - 205,000
Health insurance
401(k) matching
Paid time off
+1
Sr. SDE - CPLD / FPGA
Sr. SDE - CPLD / FPGA

Amazon • Cupertino (CA)

On-site
USD 193,000 - 262,000
Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo

Amazon • Austin (TX)

On-site
USD 159,200 - 215,300
Health insurance
401(k) matching
Paid time off
+1
Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo
Sr. FPGA Modem and Physical Layer Development Engineer, Amazon Leo

Amazon • Redmond (WA)

On-site
USD 159,000 - 215,000
RSUs (restricted stock units)
Comprehensive benefits
401(k) matching
+1