FPGA Engineer

GCS Recruitment

California

On-site

USD 130,000 - 170,000

Full time

14 days+

Get a reply from this recruiter

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

GCS Recruitment is seeking an experienced FPGA Engineer to design and develop advanced FPGA solutions for a next-generation satellite communication system. You will work with system architects and cross-functional teams to define, implement, validate, and release FPGA-based solutions supporting high-performance communication.

The role requires 7+ years of hands-on FPGA design, Verilog HDL expertise, and experience with AMD Xilinx Versal ACAP and Microchip IGLOO2.

Qualifications

  • 7+ years of hands-on FPGA design experience.
  • Strong expertise with Verilog HDL for RTL design and verification.
  • Experience designing with AMD Xilinx Versal ACAP FPGA architecture.
  • Experience working with Microchip IGLOO2 FPGA platforms.
  • Proficiency with FPGA development tools such as Xilinx Vivado and Microchip Libero SoC.
  • Familiarity with simulation tools like ModelSim, Vivado Simulator, and VCS.
  • Proficiency with scripting languages such as Python, TCL, or Perl for design automation.

Responsibilities

  • Own the development and delivery of FPGA bitstreams.
  • Design, develop, and implement complex FPGA architectures using Verilog HDL.
  • Lead FPGA development across the complete lifecycle, including microarchitecture, RTL design, and timing closure.
  • Develop FPGA-based networking and digital communication functions.
  • Collaborate with system architects, hardware engineers, firmware, and software teams to implement and validate FPGA solutions.
  • Build FPGA prototypes to evaluate architecture and design tradeoffs.
  • Support hardware bring-up, system integration, and debugging involving FPGA, RF, firmware, and networking components.
  • Perform synthesis, place & route, timing analysis, and design optimization.
  • Develop comprehensive testbenches and simulation environments.
  • Debug FPGA designs in both simulation and hardware environments.
  • Drive design tradeoff analysis focused on performance, power, cost, area, and customer experience.
  • Create technical documentation including design specifications, verification plans, and test documentation.
  • Support manufacturing, production deployment, and post-release engineering activities.

Skills

Verilog HDL
SystemVerilog
RTL Design
Timing Closure
Python scripting
Git
SVN

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field

Tools

Xilinx Vivado
Libero SoC
ModelSim
Vivado Simulator
VCS
Python
TCL
Perl
Git
SVN

Job description

Job Title: FPGA Engineer

About the Role:

We are seeking an experienced FPGA Engineer to design and develop advanced FPGA solutions for a next-generation satellite communication system. This is a unique opportunity to contribute to the development of cutting-edge networking technology with minimal legacy constraints. You will work closely with system architects and cross-functional engineering teams to define, implement, validate, and release FPGA-based solutions supporting high-performance communication systems.

Key Responsibilities:
  • Own the development and delivery of one or more FPGA bitstreams.
  • Design, develop, and implement complex FPGA architectures using Verilog HDL.
  • Lead FPGA development across the complete lifecycle, including:
  • Microarchitecture
  • RTL Design
  • Physical Implementation
  • Timing Closure
  • Simulation & Verification
  • Lab Validation
  • Production Release
  • Develop FPGA-based networking and digital communication functions.
  • Collaborate with system architects, hardware engineers, firmware, and software teams to implement and validate FPGA solutions.
  • Build FPGA prototypes to evaluate architecture and design tradeoffs.
  • Support hardware bring-up, system integration, and debugging involving FPGA, RF, firmware, and networking components.
  • Perform synthesis, place & route, timing analysis, and design optimization.
  • Develop comprehensive testbenches and simulation environments.
  • Debug FPGA designs in both simulation and hardware environments.
  • Drive design tradeoff analysis focused on performance, power, cost, area, and customer experience.
  • Create technical documentation including design specifications, verification plans, and test documentation.
  • Support manufacturing, production deployment, and post-release engineering activities.
Required Qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.
  • 7+ years of hands-on FPGA design experience.
  • Strong expertise with Verilog HDL for RTL design and verification.
  • Experience designing with AMD Xilinx Versal ACAP FPGA architecture.
  • Experience working with Microchip IGLOO2 FPGA platforms.
Proficiency with FPGA development tools such as:
  • Xilinx Vivado
  • Microchip Libero SoC
Strong understanding of:
  • Digital logic design
  • Timing analysis and timing closure
  • Clock Domain Crossing (CDC)
Experience with simulation tools such as:
  • ModelSim
  • Vivado Simulator
  • VCS (or equivalent)
  • Experience using scripting languages such as Python, TCL, or Perl for design automation.
  • Strong debugging, analytical, and problem-solving skills.
  • Understanding of industry-standard communication protocols.
Preferred Qualifications:
  • Experience with SystemVerilog and UVM verification methodologies.
  • Experience with high-speed interfaces including:
  • PCIe
  • DDR
  • Ethernet
  • SerDes
  • Familiarity with embedded systems and hardware/software integration.
  • Experience using version control systems such as Git or SVN.
  • Background in digital communications, networking, or signal processing.
  • Experience working with DO-254 or other safety-critical design standards.
Required Technical Skills:
  • HDL Languages: Verilog (required), SystemVerilog (preferred)
  • FPGA Platforms: AMD Xilinx Versal ACAP, Microchip IGLOO2
  • Design Tools: Vivado, Libero SoC
  • Simulation: ModelSim, Vivado Simulator, VCS (or equivalent)
  • Scripting: Python, TCL, Perl
  • Version Control: Git, SVN
  • Protocols: Industry-standard communication protocols
  • Design Expertise: RTL Design, FPGA Verification, Timing Closure, CDC Analysis, Physical Implementation, Hardware Bring-up

GCS is acting as an Employment Business in relation to this vacancy.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FPGA Engineer
FPGA Engineer

GCS Recruitment • United States

On-site
USD 120,000 - 180,000
FPGA Engineer
FPGA Engineer

GCS Recruitment • Kirkland (WA)

On-site
USD 120,000 - 180,000
FPGA Engineer
FPGA Engineer

GCS Recruitment • Kent (WA)

On-site
USD 120,000 - 160,000
Senior FPGA Engineer - Satellite Networking
Senior FPGA Engineer - Satellite Networking

GCS Recruitment • Renton (WA)

On-site
USD 120,000 - 150,000
Sr. FPGA Engineer
Sr. FPGA Engineer

GCS Recruitment • Renton (WA)

On-site
USD 120,000 - 150,000
Senior FPGA Engineer: Satellite Networking & RTL Architect
Senior FPGA Engineer: Satellite Networking & RTL Architect

GCS Recruitment • San Jose (CA)

On-site
USD 150,000 - 190,000
FPGA Design Engineer
FPGA Design Engineer

GCS Recruitment • Vancouver (WA)

On-site
USD 120,000 - 180,000
Senior FPGA Engineer
Senior FPGA Engineer

GCS Recruitment • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior FPGA Engineer
Senior FPGA Engineer

GCS Recruitment • Beaverton (OR)

On-site
USD 130,000 - 190,000
Senior FPGA Design Engineer for Spaceborne Communications
Senior FPGA Design Engineer for Spaceborne Communications

GCS Recruitment • La Mesa (NM)

On-site
USD 120,000 - 180,000