FPGA / Digital Design Engineer

SGS Consulting

Boston (MA)

Sur place

USD 140 000 - 170 000

Plein temps

Il y a 5 jours
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

SGS Consulting in Boston, MA seeks an experienced hardware engineer to plan, develop, and verify FPGA/SoC designs. You will translate specifications into HDL models, run simulations, and prototype in lab environments.

The role emphasizes hands-on design, verification, high-speed I/O, DSP, and collaboration with onsite and remote teams. A Bachelor's degree is required; 5+ years in HDL/FPGA is preferred.

Qualifications

  • Bachelor's degree required; advanced degrees preferred.
  • 5+ years HDL/FPGA design, verification, and debugging experience.
  • Experience with high-speed I/O and DSP is expected.

Responsabilités

  • Plan, perform, and execute engineering research and design development for new and existing products.
  • Perform design/HDL analysis, including high-speed and low-power designs.
  • Participate in simulation, verification, and integration tasks.
  • Convert specifications into lab/field implementable designs.
  • Develop models, simulate, verify, fabricate prototypes, and test hardware solutions.
  • Create and maintain accurate and detailed design files.
  • Develop and verify FPGA designs for prototyping and field experimentation.
  • Design, test, and debug digital HDL implementations for FPGA/ASIC/microprocessors.
  • Hands-on coding, simulation, testing, and hardware debugging.
  • Support high-speed I/O interface and protocol development, testing, debugging.
  • Support signal processing applications implemented on programmable logic.
  • Collaborate with onsite and remote technical teams.
  • Prepare, share, and document technical results to support team activities.

Connaissances

VHDL/Verilog
SystemVerilog
FPGA SoC integration
RTL verification
Lab benchtop testing
SERDES I/O interfaces
Signal processing
Documentation
ChipScope/Logic analyzers
Chip-level debugging

Formation

Bachelor’s degree
Master’s degree or PhD preferred

Outils

ChipScope
Oscilloscopes

Description du poste

Job Responsibilities:
  • Plan, perform, and execute engineering research and design development for new and existing products.
  • Perform design/HDL analysis, including high-speed and low-power designs.
  • Participate in simulation, verification, and integration tasks.
  • Convert algorithmic or functional specifications into designs that can be implemented in lab or field environments.
  • Develop models, simulate and verify designs, fabricate prototypes, and test hardware solutions.
  • Create and maintain accurate and detailed design files.
  • Develop and verify FPGA designs for prototyping, lab experimentation, and field experimentation.
  • Design, test, and debug digital HDL implementations targeting programmable logic devices, FPGA, ASIC, microprocessors, DSP, and/or ARM processors.
  • Perform hands‑on code design, simulation, testing, and hardware debugging.
  • Support high-speed I/O interface and protocol development, testing, and debugging.
  • Support signal processing applications implemented using programmable logic.
  • Collaborate with onsite and remote technical team members.
  • Prepare, share, and document technical results to support team activities.
Skills:
  • Strong knowledge of hardware description languages including VHDL, Verilog, and/or System Verilog.
  • Experience designing and testing programmable logic designs targeting System on Chip (SoC) FPGA architectures that require integration of the programmable logic with on-chip software processing.
  • Experience with unit-level and FPGA chip level verification of RTL.
  • Experience with laboratory benchtop testing of FPGA designs including the use of integrated logic analyzers (e.g. Chip Scope) and/or laboratory equipment such as stand‑alone logic analyzers or digital oscilloscopes.
  • Experience designing, testing, and debugging high-speed I/O interfaces and protocols utilizing an FPGA’s built-in SERDES.
  • Experience developing, designing, and programmable logic for signal processing applications.
  • Strong verbal and written communications skills including collaborating with other on‑site and/or remote technical team members, preparing and sharing technical results with others, and documenting work to aid other team members and activities.
  • Experience with design/HDL analysis, including high speed and low power design — 5 years.
  • Experience developing hardware verification plans — 5 years.
  • Experience performing hardware verification and material compatibility testing — 5 years.
  • Validates that digital design meets specifications — 5 years.
  • Verification engineering experience to support design teams — 5 years.
  • FPGA Development (VHDL/Verilog or SystemVerilog) — 5 years.
  • Digital Signal Processing — 3 years.
  • Chip-Level Debugging tools (Chipscope/Signal Tap) — 5 years.
Education/Experience:
  • Bachelor’s degree — Required.
  • Master’s degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, Mathematics, Physics, or related scientific/engineering field preferred.
Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Digital Design Engineer
Digital Design Engineer

SGS Consulting • Boston (MA)

Sur place
USD 120 000 - 170 000
FPGA Engineer
FPGA Engineer

Techoundsllc • Raleigh (NC)

Sur place
USD 120 000 - 180 000
Digital Design Engineer
Digital Design Engineer

Judit Inc • Lexington (MA)

Sur place
USD 90 000 - 120 000
Design Engineer
Design Engineer

ApTask • États-Unis

Sur place
USD 140 000 - 190 000
Field-Programmable Gate Arrays Engineer
Field-Programmable Gate Arrays Engineer

Tekskills Inc. • Melbourne (FL)

Sur place
USD 80 000 - 100 000
FPGA Engineer
FPGA Engineer

Professional Employment Group of Colorado • Lyndhurst (NJ)

Sur place
USD 110 000 - 160 000
Sr. FPGA Engineer
Sr. FPGA Engineer

Apex Bridge Talent Group • Melbourne (FL)

Sur place
USD 110 000 - 150 000
Digital Design Engineer
Digital Design Engineer

BrainChip • Laguna Hills (CA)

Sur place
USD 100 000 - 170 000
Medical insurance
Vision insurance
401(k)
+1
FPGA RTL Design Engineer
FPGA RTL Design Engineer

ALTEN • California (MO)

Sur place
USD 100 000 - 130 000
Sr. FPGA Engineer
Sr. FPGA Engineer

Accord Technologies Inc • Melbourne (FL)

Sur place
USD 100 000 - 135 000