FPGA Design Intern — HIL for Autonomous Driving

Rivian

Champaign (IL)

On-site

USD 34,000 - 55,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Paid vacation
Paid sick leave
Medical insurance

Job summary

Rivian is seeking an FPGA Design Engineering intern for the Fall 2026 term based at the Illinois campus. The role focuses on translating camera data processing models into FPGA hardware, building HIL testing infrastructure, and collaborating with software teams for real-time processing.

You must be an undergraduate or graduate student, pursuing EE, CE, or CS at UIUC, with hands-on SystemVerilog/Verilog/VHDL experience and familiarity with FPGA tools like Vivado or Quartus.

Qualifications

  • Must be currently pursuing a bachelors, masters, or PhD degree at the University of Illinois Urbana Champaign.
  • Actively pursuing a degree in Electrical Engineering, Computer Engineering, or Computer Science.

Responsibilities

  • Translate fixed-point mathematical models into RTL camera data processing modules.
  • Write RTL in SystemVerilog, Verilog, or VHDL for high-throughput data flows and control logic.
  • Instantiate, configure, and integrate third-party and vendor IPs into the top-level design.
  • Set up functional simulations, timing reports, and resolve timing violations.

Skills

SystemVerilog/VHDL
FPGA design
Digital logic
RTL development
EDA tools
Timing verification

Education

University of Illinois Urbana Champaign
Electrical/Computer Engineering or CS

Tools

Vivado
Quartus
ModelSim/QuestaSim

Job description

Rivian is seeking an FPGA Design Engineering intern for the Fall 2026 term based at the Illinois campus. The role focuses on translating camera data processing models into FPGA hardware, building HIL testing infrastructure, and collaborating with software teams for real-time processing.

You must be an undergraduate or graduate student, pursuing EE, CE, or CS at UIUC, with hands-on SystemVerilog/Verilog/VHDL experience and familiarity with FPGA tools like Vivado or Quartus.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

UIUC Research Park Intern - FPGA Design
UIUC Research Park Intern - FPGA Design

Rivian • Champaign (IL)

On-site
USD 34,000 - 55,000
Paid vacation
Paid sick leave
Medical insurance
ML Compiler Intern: Drive Autonomy on RAP1
ML Compiler Intern: Drive Autonomy on RAP1

Rivian • Champaign (IL)

On-site
UIUC Research Park Intern Machine Learning Compiler
UIUC Research Park Intern Machine Learning Compiler

Rivian • Champaign (IL)

On-site
USD 34,440 - 55,104
UIUC Research Park Intern - Mechanical Modeling
UIUC Research Park Intern - Mechanical Modeling

Rivian • Champaign (IL)

On-site
FPGA/ASIC Hardware Engineer Intern (Summer 2027)
FPGA/ASIC Hardware Engineer Intern (Summer 2027)

Hudson River Trading • New York (NY)

On-site
USD 158,000 - 264,000
Signing bonus
Housing provided
Meals provided
FPGA Intern: Engineering Trading-Ready Solutions
FPGA Intern: Engineering Trading-Ready Solutions

DRW • Chicago (IL)

On-site
USD 80,000 - 110,000
Housing near office
Discretionary bonus as applicable
Social events in Chicago
FPGA/ASIC Design Intern — Avionics Innovation
FPGA/ASIC Design Intern — Avionics Innovation

Logi Code • Cedar Rapids (IA), Northern (KY)

Hybrid
USD 37,000 - 82,000
Medical
Dental
Vision
+11
FPGA Design Intern - Summer 2027
FPGA Design Intern - Summer 2027

Motorola Solutions • Schaumburg (IL)

On-site
USD 25,000 - 34,000
FPGA Design Intern — Infrastructure Systems (Summer)
FPGA Design Intern — Infrastructure Systems (Summer)

Motorola Solutions • Schaumburg (IL)

On-site
USD 30,000 - 39,000
FPGA Electrical Design Intern (VHDL, DSP)
FPGA Electrical Design Intern (VHDL, DSP)

Prattwhitney • Tucson (AZ)

On-site
USD 49,000 - 82,000
medical
dental
vision
+4