FPGA Design Engineer

Arista Networks, Inc.; New Hampshire; On-site; USD 120,000 - 180,000; Full time

Job summary

Arista Networks is seeking an experienced FPGA Design Engineer to drive RTL/ SystemVerilog development for high-speed networking hardware used in data centers and campus networks. You will own the full design lifecycle from architectural requirements through verification, bring-up, and production deployment, collaborating with hardware, software, and manufacturing teams.

Qualifications emphasize 5+ years of Verilog/SystemVerilog RTL design, control path experience, and PCIe/AXI/I2C/SPI/MDIO

Qualifications

• 5+ years of hands-on Verilog/SystemVerilog RTL design.
• Proven background in control path design.
• Experience with on-chip bus interfaces such as PCIe, I2C, SPI, MDIO, AXI.
• Local to the New Hampshire area.

Responsibilities

• RTL Development & Verification: develop and verify Verilog and SystemVerilog RTL with custom testbenches.
• FPGA Flow Implementation: synthesize, place & route, timing closure, in-system debugging.
• System-Level Integration: collaborate with hardware/software teams for rapid bring-up.
• Design & Architecture Reviews: participate in RTL reviews and PCB reviews.
• Toolchain Automation: write Python/Tcl scripts to automate FPGA workflows.

Skills

Verilog/SystemVerilog RTL

Control Path design

On-Chip bus interfaces

Local to area

Job description

Arista Networks is an industry leader in data-driven, client-to-cloud networking for large data center, campus and routing environments. What sets us apart is our relentless pursuit of innovation. We leverage the latest advancements in cloud computing, artificial intelligence, and software-defined networking to provide our clients with a competitive edge in an increasingly interconnected world. Our solutions are designed to not only meet the current demands of the digital landscape but to also anticipate and adapt to future challenges.

At Arista we value the diversity of thought and perspectives that each employee brings to the table. We believe that fostering an inclusive environment, where individuals from various backgrounds and experiences feel welcome, is essential for driving creativity and innovation.

Our commitment to excellence has earned us several prestigious awards, such as Best Engineering Team, Best Company for Diversity, Compensation, and Work-Life Balance. At Arista, we take pride in our track record of success and strive to maintain the highest standards of quality and performance in everything we do.

Who You’ll Work With

You will work closely with cross-functional hardware, software, and manufacturing engineering teams to innovate new system architectures and drive FPGA development from initial concept to final delivery.

What You’ll Do

Our Hardware Design Engineering team is at the forefront of developing high-speed networking and Ethernet products used in enterprise campuses, hyperscaler data centers, and bleeding-edge AI clusters. The team is responsible for the end-to-end design and development of advanced hardware solutions that meet the demands of modern networking environments.

As a core member of the FPGA Design and Verification team, you will drive the development of high-performance control path FPGAs powering Arista’s flagship data center platforms. You will own the full design lifecycle—from gathering architectural requirements and reviewing board schematics to executing rigorous verification, leading system bring-up, and supporting production deployment.

Responsibilities:

• RTL Development & Verification: Develop, integrate, simulate, and verify Verilog and SystemVerilog RTL code, including custom testbench creation.
• FPGA Flow Implementation: Execute the full FPGA development flow, including synthesis, place and route, timing closure, and in-system hardware debugging.
• System-Level Integration: Collaborate directly with hardware and software engineering teams to drive rapid bring-up and debugging of next-generation network switch platforms.
• Design & Architecture Reviews: Actively participate in peer RTL code reviews, as well as PCB schematic and board design reviews.
• Toolchain Automation: Develop AI-skills, Python, Tcl, or shell scripts to streamline data processing and automate FPGA design workflows

Concepts & Skills You Will Gain

• Switching Architectures: Master data and control path architectures in modern Ethernet switches, alongside critical I/O interfaces (e.g., PCIe, Interlaken, Ethernet PHY/MAC, SMBus, SPI, MDIO, JTAG).
• Networking Protocols: Gain hands-on experience with Ethernet-based protocols, including PTP, sFlow, and PoE.
• Practical FPGA Engineering: Learn to navigate real-world design challenges, including tight timing closure, resource optimization, clock domain crossing, and complex state machine design.
• Multi-Vendor Ecosystems: Develop expertise across major vendor FPGA architectures, toolchains, and IDEs.
• Cross-Functional System Design: Build skills in interpreting complex PCB schematics, running advanced simulation frameworks, and solving multidisciplinary hardware/software challenges.

• 5 years or more of hands-on experience in Verilog/SystemVerilog RTL design.
• Proven background in Control Path design.
• Direct experience with On-Chip Bus interfaces (e.g., I2C, SPI, MDIO, PCIe, AXI).
• Local to the area

Preferred:

• Experience with Ethernet Data Path architecture and design.
• Hands-on experience with Streaming Bus interfaces (e.g., AXI-Stream).
• Background in FPGA resource management and timing closure.
• Proficiency in Python, Tcl, or general scripting for EDA tool automation.
• Lab Debugging & Validation: Utilize logic analyzers (LA), oscilloscopes, and vendor-specific debug tools for lab bring up, debug, and validation.

Arista Networks is an equal opportunity employer. Arista makes all hiring and employment-related decisions in a non-discriminatory manner without regard to race, color, religion, sex, sexual orientation, gender identity, national origin or any other factor determined to be unlawful under applicable federal, state, or law law. All your information will be kept confidential according to EEO guidelines.