Founding ML Engineer, RL for Custom ASICs

Architect Labs

Palo Alto (CA)

On-site

USD 180,000 - 240,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Competitive salary
Equity stake

Job summary

Architect is a frontier AI lab focused on chip design, building AI models and tools for on-demand ASICs. As a Founding Member of the Technical Staff, you will train AI models for chip design, verification, and exploration, with production-scale deployment at leading foundries like TSMC.

You will co-design RL environments, implement post-training techniques, and build end-to-end ML pipelines that translate research into reliable, production-ready systems.

Qualifications

  • PhD in CS/EECS or related field, with ML/AI specialization.
  • Deep RL expertise and post-training deployment experience.
  • End-to-end ML pipeline development experience including RL and fine-tuning LLMs.
  • Experience with large-scale distributed ML systems and training frameworks.
  • Strong debugging and engineering rigor; fast-moving builder.

Responsibilities

  • Co-design and implement RL environments and reward models.
  • Work at intersection of research and production for chip designs.
  • Design, build, and run robust pipelines for model fine-tuning and evaluation.
  • Own end-to-end RL workflow from rewards to test-time optimization.
  • Collaborate with research teams to translate techniques into production.

Skills

Reinforcement Learning
LLM fine-tuning
Distributed systems
PyTorch
CUDA
Code models

Education

PhD in Computer Science or related field
BS/MS with strong research engineering background

Tools

PyTorch
CUDA
QLoRA
ZeRO

Job description

Architect is a frontier AI lab focused on chip design, building AI models and tools for on-demand ASICs. As a Founding Member of the Technical Staff, you will train AI models for chip design, verification, and exploration, with production-scale deployment at leading foundries like TSMC.

You will co-design RL environments, implement post-training techniques, and build end-to-end ML pipelines that translate research into reliable, production-ready systems.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Member of Technical Staff - ML Research
Member of Technical Staff - ML Research

Architect Labs • Palo Alto (CA)

On-site
USD 180,000 - 240,000
Competitive salary
Equity stake
Founding ML Research Engineer — RL for AI Chips (Equity)
Founding ML Research Engineer — RL for AI Chips (Equity)

Architect • Palo Alto (CA)

On-site
Member of Technical Staff - ML Research
Member of Technical Staff - ML Research

Kindredventures • Palo Alto (CA)

On-site
USD 150,000 - 200,000
Competitive salary and equity
Autonomy in a fast-paced environment
Cutting-edge AI challenges
Member of Technical Staff - ML Research
Member of Technical Staff - ML Research

Architect • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Competitive salary and equity
Fast-paced environment with autonomy
Cutting-edge challenges in chip design
Founding Technical Staff — Applied AI for Chip Design
Founding Technical Staff — Applied AI for Chip Design

Architect • Palo Alto (CA)

On-site
USD 110,000 - 150,000
Competitive salary and meaningful equity stake
Autonomy and visible impact
Cutting-edge AI-driven challenges
Founding Technical Staff Engineer, Applied AI
Founding Technical Staff Engineer, Applied AI

Architect Labs • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Competitive salary and meaningful equity stake
Fast-paced startup with autonomy
Cutting-edge AI-driven chip design challenges
Founding Technical Staff: Equity in AI-Driven Chip Design RL
Founding Technical Staff: Equity in AI-Driven Chip Design RL

Kindredventures • Palo Alto (CA)

On-site
USD 150,000 - 200,000
Competitive salary and equity
Autonomy in a fast-paced environment
Cutting-edge AI challenges
RL Research Engineer: ASIC/FPGA RTL & Design
RL Research Engineer: ASIC/FPGA RTL & Design

Anthropic • New York (NY)

Hybrid
USD 500,000 - 850,000
Equity donation matching
Generous vacation
Parental leave
+2
Member of Technical Staff - Applied AI
Member of Technical Staff - Applied AI

Architect Labs • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Competitive salary and meaningful equity stake
Fast-paced startup with autonomy
Cutting-edge AI-driven chip design challenges
Member of Technical Staff - Applied AI
Member of Technical Staff - Applied AI

Kindredventures • Palo Alto (CA)

On-site
USD 120,000 - 160,000
Competitive salary
Meaningful equity stake
Fast-paced startup environment