DMTS Design Engineer

Micron Technology, Inc

Boise (ID)

On-site

USD 208,000 - 416,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental, and vision plans
Disability insurance
Paid family leave
Robust paid time-off
Paid holidays

Job summary

Micron Technology, Inc is seeking a Design Engineer to analyze and optimize advanced memory technologies at their Boise, Idaho location. The role involves evaluating DDR memory systems and delivering actionable design guidance through collaboration with architecture and product teams.

The ideal candidate will hold a Bachelor’s or Master’s degree in Electrical Engineering or a related field, and possess strong analytical and communication skills. This position offers a competitive salary and comprehensive benefits.

Qualifications

  • Strong understanding of DDR memory architecture including timing, signaling, and system behavior.
  • Experience analyzing memory systems at device and system levels.
  • Proven ability to evaluate trade‑offs and communicate data‑driven recommendations.

Responsibilities

  • Analyze DDR4, DDR5, LPDDR, and emerging memory technologies across multiple dimensions.
  • Identify performance gaps and evaluate trade‑offs in cost, latency, bandwidth, and efficiency.
  • Deliver clear technical assessments and recommendations to guide future memory strategy.

Skills

Analyze memory technologies
Evaluate trade-offs
Communication skills

Education

Bachelor’s or Master’s degree in a related field

Job description

Req ID: JR104310 DMTS Design Engineer

Department Overview

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

DRAM Engineering (DRAM Memory) focuses on designing and developing Micron’s industry‑leading dynamic random‑access memory products. The team drives process R&D, product design, and technology development for cutting‑edge DRAM nodes, including DDR5, LPDDR, HBM, and GDDR products that form the foundation of Micron’s global revenue leadership. We work across architecture, engineering, and business teams to evaluate innovative memory solutions and influence product direction.

Responsibilities
  • Analyze DDR4, DDR5, LPDDR, and emerging memory technologies across electrical, thermal, power, and performance dimensions.
  • Identify performance gaps and evaluate trade‑offs in cost, latency, bandwidth, and efficiency.
  • Partner with architecture and product teams to translate analysis into actionable design guidance.
  • Drive multi‑functional alignment with firmware, validation, hardware, and business partners.
  • Deliver clear technical assessments and recommendations to guide future memory strategy.
  • Use Artificial Intelligence tools to build models to find design gaps and summarize all collected data for distribution and analysis.
Minimum Qualifications
  • Bachelor’s or Master’s degree or equivalent experience in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • Strong understanding of DDR memory architecture including timing, signaling, and system behavior.
  • Experience analyzing memory systems at device and system levels.
  • Knowledge of high‑speed I/O, electrical margins, and memory power and thermal characteristics.
  • Proven ability to evaluate trade‑offs and communicate data‑driven recommendations.
Preferred Qualifications
  • Experience with DDR4/5, LPDDR5/5X/5T, or advanced DRAM technologies.
  • Background in memory controller architecture, firmware, or training algorithms.
  • Familiarity with DRAM physical layout, packaging, and topology impacts.
  • Experience in benchmarking, competitive analysis, or product architecture strategy.
  • Exposure to memory modeling, workload analysis, or system‑level simulation.

Relocation Level: TBD

US base salary range: $208,000.00 – $416,000.00 per year. Additional compensation may include benefits, bonuses, and equity.

Benefits include medical, dental, and vision plans, disability insurance, paid family leave, robust paid time‑off, and paid holidays.

Micron is proud to be an equal‑opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DMTS Design Engineer
DMTS Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 208,000 - 416,000
Medical, dental, and vision plans
Paid family leave
Paid time-off program
DMTS Design Engineer
DMTS Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 208,000 - 416,000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DMTS Design Engineer
DMTS Design Engineer

Micron Technology • Boise (ID)

On-site
USD 208,000 - 416,000
Comprehensive medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DMTS Design Engineer
DMTS Design Engineer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 208,000 - 416,000
Medical, dental and vision plans
Paid time-off and holidays
Income protection programs
DMTS Design Engineer
DMTS Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 208,000 - 416,000
DMTS Design Engineer
DMTS Design Engineer

Micron Technology • Boise (ID)

On-site
USD 208,000 - 416,000
DRAM Memory Design Engineer - Principal | MTS | SMTS
DRAM Memory Design Engineer - Principal | MTS | SMTS

Micron Technology, Inc • Boise (ID)

On-site
USD 180,000 - 260,000
Relocation assistance
Medical, dental, vision plans
Paid time off
+1
DRAM Architect – Principal Engineer | MTS - TPG
DRAM Architect – Principal Engineer | MTS - TPG

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
DRAM Architect - Sr Engineer
DRAM Architect - Sr Engineer

Micron Technology, Inc • Boise (ID)

On-site
USD 100,000 - 130,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
DMTS, DRAM Architecture
DMTS, DRAM Architecture

Micron Technology, Inc • Oregon (WI)

Hybrid
USD 170,000 - 230,000
Medical, dental and vision plans
Robust paid time off
Paid holidays
+1